Inverting Converter, Switching Regulator - Buck Boost, ON/OFF Function

1.5 A


The NCP3064 Series is a higher frequency upgrade to the popular MC33063A and MC34063A monolithic DC-DC converters. These devices consist of an internal temperature compensated reference, comparator, controlled duty cycle oscillator with an active current limit circuit, driver and high current output switch. This series was specifically designed to be incorporated in Step-Down and Step-Up and Voltage-Inverting applications with a minimum number of external components. The ON/OFF pin provides a low power shutdown mode.

Features

- Input Voltage Range from 3.0 V to 40 V
- Logic Level Shutdown Capability
- Low Power Standby Mode, Typical 100 μA
- Output Switch Current to 1.5 A
- Adjustable Output Voltage Range
- 150 kHz Frequency Operation
- Precision 1.5% Reference
- Internal Thermal Shutdown Protection
- Cycle-by-Cycle Current Limiting
- NCV Prefix for Automotive and Other Applications Requiring Site and Control Changes
- These are Pb-Free Devices

Applications

- Step-Down, Step-Up and Inverting supply applications
- High Power LED Lighting
- Battery Chargers






ON Semiconductor®

http://onsemi.com

SOIC-8


D SUFFIX

CASE 751






PDIP-8 P, P1 SUFFIX CASE 626





1

DFN8 MN SUFFIX CASE 488AF



ALYW=

NCP3064 = Specific Device Code

x = B


A = Assembly Location L, WL = Wafer Lot


L, WL = Water Lot Y, YY = Year W, WW = Work Week G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 17 of this data sheet.





NOTE: EP Flag must be tied to GND Pin 4 on PCB

Figure 2. Pin Connections

Figure 3. Pin Connections




Figure 4. Block Diagram

PIN DESCRIPTION

| Pin No. | Pin Name | Description |
|---------|-------------------------------|---|
| 1 | Switch Collector | Internal Darlington switch collector |
| 2 | Switch Emitter | Internal Darlington switch emitter |
| 3 | Timing Capacitor | Timing Capacitor Oscillator Input, Timing Capacitor |
| 4 | GND | Ground pin for all internal circuits |
| 5 | Comparator Inverting Input | Inverting input pin of internal comparator |
| 6 | V _{CC} | Voltage supply |
| 7 | I _{pk} Sense | Peak Current Sense Input to monitor the voltage drop across an external resistor to limit the peak current through the circuit |
| 8 | ON/OFF | ON/OFF Pin. Pulling this pin to High level turns the device in Operating. To switch into mode with low current consumption this pin has to be in Low level or floating. |

MAXIMUM RATINGS (measured vs. Pin 4, unless otherwise noted)

| RATING | SYMBOL | VALUE | UNIT |
|--|---------------------|-----------------------------------|------|
| V _{CC} (Pin 6) | V _{CC} | -0.3 to 42 | V |
| Comparator Inverting Input (Pin 5) | V _{CII} | −0.3 to V _{CC} | V |
| Darlington Switch Emitter (Pin 2) (Transistor OFF) | V _{SWE} | −0.6 to V _{CC} | V |
| Darlington Switch Collector (Pin 1) | V _{SWC} | -0.3 to 42 | V |
| Darlington Switch Collector to Emitter (Pins 1 and 2) | V _{SWCE} | -0.3 to 42 | V |
| Darlington Switch Peak Current | I _{SW} | 1.5 | А |
| I _{pk} Sense Voltage (Pin 7) | V _{IPK} | -0.3 to (V _{CC} + 0.3 V) | V |
| Timing Capacitor Pin Voltage (Pin 3) | V _{TC} | -0.2 to +1.4 | V |
| Moisture Sensitivity Level | MSL | 1 | |
| Lead Temperature Soldering Reflow (SMD Styles Only), Pb-Free Versions | T _{SLD} | 260 | °C |
| ON/OFF Pin Voltage | V _{ON/OFF} | (-0.3 to 25) < V _{CC} | V |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

THERMAL CHARACTERISTIC

| | Rating | Symbol | Value | Unit |
|--|--|--|-------------------------|------|
| PDIP-8 (Note 5) Therma | al Resistance Junction-to-Air | $R_{	hetaJA}$ | 100 | °C/W |
| SOIC-8 (Note 5) | Thermal Resistance Junction-to-Air Thermal Resistance Junction-to-Case | $egin{array}{c} R_{	heta JA} \ R_{	heta JC} \end{array}$ | 180 45 | °C/W |
| DFN-8 (Note 5) | Thermal Resistance Junction-to-Air Thermal Resistance Junction-to-Case | $R_{	heta JA} \ R_{	heta JC}$ | 78 14 | °C/W |
| Storage temperature ran | ge | T _{STG} | -65 to +150 | °C |
| Maximum junction temperature | | T _{J MAX} | +150 | °C |
| Operation Junction Temperature Range (Note 3) NCP3064 NCP3064B, NCV3064 | | TJ | 0 to +70 -40 to +125 | °C |

^{1.} This device series contains ESD protection and exceeds the following tests: Pins 1 through 8:

Human Body Model 2000 V per AEC Q100–002; 003 or JESD22/A114; A115 Machine Model Method 200 V

- 2. This device contains latch-up protection and exceeds 100 mA per JEDEC Standard JESD78.
- 3. The relation between junction temperature, ambient temperature and Total Power dissipated in IC is $T_J = T_A + R_\Theta + P_D$.
- 4. The pins which are not defined may not be loaded by external signals.
- 5. 1 oz copper, 1 in² copper area.

 $\textbf{ELECTRICAL CHARACTERISTICS} \ (V_{CC} = 5.0 \ V, -40 ^{\circ}\text{C} < T_{J} < +125 ^{\circ}\text{C} \ \text{for NCP3064B} \ \text{and NCV3064}, \ 0 ^{\circ}\text{C} < \ T_{J} < +70 ^{\circ}\text{C} \ \text{for NCP3064B} \ \text{or NCP3$ NCP3064 unless otherwise specified)

| Symbol | Characteristic | Conditions | Min | Тур | Max | Unit |
|---|--|--|------------|--------|------------|------|
| OSCILLATOF | 1 | | | | | |
| fosc | Frequency | $(V_{Pin} 5 = 0 \text{ V, CT} = 2.2 \text{ nF,} T_J = 25^{\circ}\text{C})$ | 110 | 150 | 190 | kHz |
| I _{DISCHG} / I _{CHG} | Discharge to Charge Current Ratio | (Pin 7 to V _{CC} , T _J = 25°C) | 5.5 | 6.0 | 6.5 | - |
| I _C | Capacitor Charging Current | (Pin 7 to V _{CC} , T _J = 25°C) | | 275 | | μΑ |
| I _{DISCH} | Capacitor Discharging Current | (Pin 7 to V _{CC} , T _J = 25°C) | | 1.65 | | mA |
| V_{IPK} | Current Limit Sense Voltage | (T _J = 25°C) | 165 | 200 | 235 | mV |
| OUTPUT SWI | TCH (Note 6) | | | | | |
| V _{SWCE} | Darlington Switch Collector to Emitter Voltage Drop | (I _{SW} = 1.0 A, T _J = 25°C) (Note 6) | | 1.0 | 1.3 | V |
| I _{C(OFF)} | Collector Off-State Current | (V _{CE} = 40 V) | | 1.0 | 10 | μΑ |
| COMPARATO |)R | | | | | |
| V _{TH} | Threshold Voltage | T _J = 25°C | | 1.25 | | V |
| | | NCP3064 | -1.5 | | +1.5 | % |
| | | NCP3064B, NCV3064 | -1.5 | | +1.5 | % |
| REG _{LiNE} | Threshold Voltage Line Regulation | (V _{CC} = 3.0 V to 40 V) | -6.0 | 2.0 | 6.0 | mV |
| I _{CII in} | Input Bias Current | (V _{in} = V _{th}) | -1000 | -100 | 1000 | nA |
| ON/OFF FEA | TURE | | | | | |
| V_{IH} | ON/OFF Pin Logic Input Level High V _{OUT} = Nominal Output Voltage | $T_{J} = 25^{\circ}C$ $T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$ | 2.2 2.4 | - - | - - | V |
| V _{IL} | ON/OFF Pin Logic Input Level Low V _{OUT} = 0 V | $T_J = 25^{\circ}C$ $T_J = -40^{\circ}C \text{ to } +125^{\circ}C$ | - - | - - | 1.0 0.8 | ٧ |
| I _{IH} | ON/OFF Pin Input Current ON/OFF Pin = 5 V (ON) | T _J = 25°C | | 15 | | μА |
| I _{IL} | ON/OFF Pin Input Current ON/OFF Pin = 0 V (OFF) | T _J = 25°C | | 1.0 | | μА |
| TOTAL DEVI | CE | | | | | |
| Icc | Supply Current | $ \begin{array}{c} (V_{CC}=5.0~V~to~40~V,\\ CT=2.2~nF,~Pin~7=V_{CC},\\ V_{Pin}~5>V_{th},~Pin~2=GND,\\ remaining~pins~open) \end{array} $ | | | 7.0 | mA |
| I _{STBY} | Standby Quiescent Current | $ \begin{array}{c} \text{ON/OFF Pin} = 0 \text{ V (OFF)} \\ \text{T}_{J} = 25^{\circ}\text{C} \\ \text{T}_{J} = -40^{\circ}\text{C to} + 125^{\circ}\text{C} \end{array} $ | | 85 | 100 100 | μΑ |
| T _{SHD} | Thermal Shutdown Threshold | | | 160 | | °C |
| T _{SHDHYS} | Hysteresis | | | 10 | | °C |

 ^{6.} Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient temperature as possible.
 7. The V_{IPK} (Sense) Current Limit Sense Voltage is specified at static conditions. In dynamic operation the sensed current turn-off value depends on comparator response time and di/dt current slope. See the Operating Description section for details.




Figure 5. Oscilator Frequency vs. Timing Capacitor C_T




Figure 6. Oscillator Frequency vs. Supply Voltage




Figure 7. Emitter Follower Configuration Output Darlington Switch Voltage Drop vs. Temperature




Figure 8. Common Emmitter Configuration Outp Darlington Switch Voltage Drop vs. Temperatur




Figure 9. Comparator Threshold Voltage vs. Temperature




Figure 10. ON/OFF Comparator Threshold Voltage vs. Temperature




Figure 11. Current Limit Sense Voltage vs. Temperature

Figure 12. Standby Current vs. Supply Voltage

INTRODUCTION

The NCP3064 is a monolithic power switching regulator optimized for dc to dc converter applications. The combination of its features enables the system designer to directly implement step-up, step-down, and voltage-inverting converters with a minimum number of external components. Potential applications include cost sensitive consumer products as well as equipment for industrial markets. A representative block diagram is shown in Figure 4.

Operating Description


The NCP3064 is a hysteric, dc-dc converter that uses a gated oscillator to regulate output voltage. In general, this mode of operation is some what analogous to a capacitor charge pump and does not require dominant pole loop compensation for converter stability. The Typical Operating Waveforms are shown in Figure 13. The output voltage waveform shown is for a step-down converter with the ripple and phasing exaggerated for clarity. During initial converter startup, the feedback comparator senses that the output voltage level is below nominal. This causes the output switch to turn on and off at a frequency and duty cycle controlled by the oscillator, thus pumping up the output filter

capacitor. When the output voltage level reaches nominal, the output switch next cycle turning on is inhibited. The feedback comparator will enable the switching immediately when the load current causes the output voltage to fall below nominal. Under these conditions, output switch conduction can be enabled for a partial oscillator cycle, a partial cycle plus a complete cycle, multiple cycles, or a partial cycle plus multiple cycles.

Oscillator

The oscillator frequency and off–time of the output switch are programmed by the value selected for the timing capacitor C_T . Capacitor C_T is charged and discharged by a 1 to 6 ratio internal current source and sink, generating a positive going sawtooth waveform at Pin 3. This ratio sets the maximum $t_{ON}/(t_{ON} + t_{OFF})$ of the switching converter as 6/(6+1) or 0.857 (typical).

The oscillator peak and valley voltage difference is 500 mV typically. To calculate the C_T capacitor value for the required oscillator frequency, use the equation found in Figure 15. An Excel® based design tool can be found at www.onsemi.com on the NCP3064 product page.



Peak Current Sense Comparator

With a voltage ripple gated converter operating under normal conditions, output switch conduction is initiated by the Voltage Feedback comparator and terminated by the oscillator. Abnormal operating conditions occur when the converter output is overloaded or when feedback voltage sensing is lost. Under these conditions, the Ipk Current Sense comparator will protect the Darlington output Switch. The switch current is converted to a voltage by inserting a fractional Ω resistor, R_{SC} , in series with V_{CC} and the Darlington output switch. The voltage drop across R_{SC} is monitored by the Current Sense comparator. If the voltage drop exceeds 200 mV with respect to V_{CC}, the comparator will set the latch and terminate output switch conduction on cycle-by-cycle basis. This Comparator/Latch configuration ensures that the Output Switch has only a single on-time during a given oscillator cycle.




Figure 14. Current Sense Waveform

The $V_{IPK(Sense)}$ Current Limit Sense Voltage threshold is specified at static conditions. In dynamic operation the sensed current turn-off value depends on comparator response time and di/dt current slope.

Real V_{turn-off} on R_{sc} resistor

 $V_{turn_off} = V_{ipk(sense)} + R_s*(t_{delay}*di/dt)$

Typical I_{pk} comparator response time t_{delay} is 350 ns. The di/dt current slope is growing with voltage difference on the

inductor pins and with decreasing inductor value. It is recommended to check the real max peak current in the application at worst conditions to be sure that the maximum peak current will never get over the 1.5 A Darlington Switch Current maximum rating.

Thermal Shutdown

Internal thermal shutdown circuitry is provided to protect the IC in the event that the maximum junction temperature is exceeded. When activated, typically at 160°C, the Output Switch is disabled. The temperature sensing circuit is designed with 10°C hysteresis. The Switch is enabled again when the chip temperature decreases to at least 150°C threshold. This feature is provided to prevent catastrophic failures from accidental device overheating. It is not intended to be used as a replacement for proper heat–sinking.

Output Switch

The output switch is designed in a Darlington configuration. This allows the application designer to operate at all conditions at high switching speed and low voltage drop. The Darlington Output Switch is designed to switch a maximum of 40 V collector to emitter voltage and current up to 1.5 A

ON/OFF Function

The ON/ $\overline{\text{OFF}}$ function disables switching and puts the part into a low power consumption mode. A PWM signal up to 1 kHz can be used to pulse the ON/ $\overline{\text{OFF}}$ and control the output. Pulling this pin below the threshold voltage (~1.4 V) or leaving it open turns the regulator off and has a standby current <100 μ A. Pulling this pin above 1.4 V (up to 25 V max) allows the regulator to run in normal operation. If the ON/ $\overline{\text{OFF}}$ feature is not needed, the ON/ $\overline{\text{OFF}}$ pin can be connected to the input voltage V_{CC}, provided that this voltage does not exceed 25 V.

APPLICATIONS

Figures 16, 20 and 24 show the simplicity and flexibility of the NCP3064. Two main converter topologies are demonstrated with actual test data shown below the circuit diagrams.

Figure 15 gives the relevant design equations for the key parameters. Additionally, a complete application design aid for the NCP3064 can be found at www.onsemi.com.

It is possible to create applications with external transistors. This solution helps to increase output current and helps with efficiency, still keeping the cost of materials low. Another advantage of using the external transistor is higher operating frequency, which can go up to 250 kHz. Smaller size of the output components such as inductor and capacitor can be used then.

| (See Notes 8, 9, 10) | Step-Down | Step-Up | Voltage-Inverting |
|--------------------------|--|---|---|
| ton toff | $\frac{V_{out} + V_{F}}{V_{in} - V_{SWCE} - V_{out}}$ | $\frac{V_{out} + V_F - V_{in}}{V_{in} - V_SWCE}$ | V _{out} + V _F V _{in} - V _{SWCE} |
| t _{on} | $\frac{\frac{\text{ton}}{\text{toff}}}{f\left(\frac{\text{ton}}{\text{toff}} + 1\right)}$ | $\frac{\frac{\frac{ton}{toff}}{f\left(\frac{ton}{toff} + 1\right)}$ | $\frac{\frac{\frac{ton}{toff}}{f\left(\frac{ton}{toff} + 1\right)}$ |
| C _T | Cī | $T = \frac{381.6 \cdot 10^{-6}}{f_{OSC}} - 343 \cdot 10^{-12}$ | |
| I _{L(avg)} | l _{out} | $I_{out}\left(\frac{t_{on}}{t_{off}} + 1\right)$ | $I_{out}\left(\frac{t_{on}}{t_{off}} + 1\right)$ |
| I _{pk} (Switch) | $I_{L(avg)} + \frac{\Delta I_{L}}{2}$ | $I_{L(avg)} + \frac{\Delta I_L}{2}$ | $I_{L(avg)} + \frac{\Delta I_{L}}{2}$ |
| R _{SC} | 0.20 ^I pk (Switch) | 0.20 I _{pk} (Switch) | 0.20 Ipk (Switch) |
| L | $\left(\frac{V_{\text{in}} - V_{\text{SWCE}} - V_{\text{out}}}{\Delta I_{L}}\right) t_{\text{on}}$ | $\left(\frac{V_{in} - V_{SWCE}}{\Delta I_L}\right) t_{on}$ | $\left(\frac{V_{in} - V_{SWCE}}{\Delta I_L}\right) t_{on}$ |
| V _{ripple(pp)} | $\Delta I_L \sqrt{\left(\frac{1}{8 f C_O}\right)^2 + (ESR)^2}$ | $\approx \frac{tonlout}{CO} + \DeltaIL\cdotESR$ | $\approx \frac{ton\;lout}{CO} + \Deltal_{L}\cdotESR$ |
| V _{out} | $V_{TH}\left(\frac{R_1}{R_2} + 1\right)$ | $VTH\left(\frac{R_1}{R_2} + 1\right)$ | $V_{TH}\left(\frac{R_1}{R_2} + 1\right)$ |

^{8.} V_{SWCE} - Darlington Switch Collector to Emitter Voltage Drop, refer to Figures 7, 5, 8 and 9.

Figure 15. Design Equations

The Following Converter Characteristics Must Be Chosen:

V_{in} – Nominal operating input voltage.

Vout - Desired output voltage.

Iout - Desired output current.

 ΔI_L – Desired peak-to-peak inductor ripple current. For maximum output current it is suggested that ΔI_L be chosen to be less than 10% of the average inductor current $I_{L(avg)}$. This will help prevent $I_{pk\,(Switch)}$ from reaching the current limit threshold set by R_{SC} . If the design goal is to use a minimum inductance value, let $\Delta I_L = 2(I_{L(avg)})$. This will proportionally reduce converter output current capability.

f – Maximum output switch frequency.

 $V_{ripple(pp)}$ – Desired peak-to-peak output ripple voltage. For best performance the ripple voltage should be kept to a low value since it will directly affect line and load regulation. Capacitor C_O should be a low equivalent series resistance (ESR) electrolytic designed for switching regulator applications.

^{9.} V_F – Output rectifier forward voltage drop. Typical value for 1N5819 Schottky barrier rectifier is 0.4 V.

^{10.} The calculated $t_{\text{on}}/t_{\text{off}}$ must not exceed the minimum guaranteed oscillator charge to discharge ratio.





Figure 16. Typical Buck Application Schematic

Table 1. TESTED PARAMETERS

| Parameter | Input Voltage | Output Voltage | Input Current | Output Current |
|-----------|---------------|----------------|---------------|----------------|
| | (V) | (V) | (A) | (A) |
| Value | 10 – 16 | 3.3 | Max. 0.6 A | Max. 1.25 |

Table 2. BILL OF MATERIAL

| Designator | Qty | Description | Value | Tolerance | Footprint | Manufacturer | Manufacturer Part Number |
|------------|-----|------------------------|-----------|-----------|-----------|------------------|-----------------------------|
| R1 | 1 | Resistor | 0.15Ω | 1% | 1206 | Susumu | RL1632R-R150-F |
| R2 | 1 | Resistor | 12k | 1% | 1206 | ROHM | MCR18EZHF1202 |
| R3 | 1 | Resistor | 3k9 | 1% | 1206 | ROHM | MCR18EZHF3901 |
| R4 | 1 | Resistor | 2k4 | 1% | 1206 | ROHM | MCR18EZHF4701 |
| R9 | 1 | Resisitor | 10k | 1% | 1206 | ROHM | MCR18EZHF1002 |
| C1 | 1 | Capacitor | 220μF/35V | 20% | F | PANASONIC | EEEFP1V221AP |
| C2, C8 | 2 | Capacitor | 100nF | 10% | 1206 | Kemet | C1206C104K5RACTU |
| C9 | 1 | Capacitor | 220μF/6V | 20% | F8 | SANYO | 6SVP220M |
| C10 | 1 | Capacitor | 2.2nF | 10% | 1206 | Kemet | C1206C222K5RACTU |
| L1 | 1 | Inductor | 47μΗ | 20% | DO3316 | CoilCraft | DO3316P-473MLB |
| D1 | 1 | Diode | MBRS230 | - | SMB | ON Semiconductor | MBRS230LT3G |
| IC | 1 | Switching Regulator | NCP3064 | - | SOIC8 | ON Semiconductor | NCP3064DR2G |






Figure 17. Buck Demoboard Layout

Figure 18. Buck Demoboard Photo




Figure 19. Efficiency vs. Output Current for Buck Demoboard

Table 3. TEST RESULTS

| Line Regulation | V_{in} = 9 V to 12 V, V_{out} = 3.3 V, I_{out} = 800 mA | 8 mV |
|-----------------|---|---------------------|
| Load Regulation | V _{in} = 12 V, V _{out} = 3.3 V, I _{out} = 800 mA | 10 mV |
| Output Ripple | $V_{in} = 12 \text{ V}, V_{out} = 3.3 \text{ V}, I_{out} = 100 \text{ mA to } 800 \text{ mA}$ | < 85 mV Peak - Peak |
| Efficiency | $V_{in} = 12 \text{ V}, V_{out} = 3.3 \text{ V}, I_{out} = 500 \text{ mA}$ | 70% |




Figure 20. Typical Boost Application Schematic

Table 4. TESTED PARAMETERS

| | Input Voltage | Output Voltage | Input Current | Output Current |
|-----------|---------------|----------------|---------------|----------------|
| Parameter | (V) | (V) | (A) | (A) |
| Value | 10 – 16 | 24 | Max. 1.25 | Max. 0.6 |

Table 5. BILL OF MATERIAL

| Designator | Qty | Description | Value | Tolerance | Footprint | Manufacturer | Manufacturer Part Number |
|------------|-----|------------------------|-----------|-----------|-----------|------------------|-----------------------------|
| R1 | 1 | Resistor | 0.15Ω | 1% | 1206 | Susumu | RL1632R-R150-F |
| R5 | 1 | Resistor | 18k | 1% | 1206 | ROHM | MCR18EZHF1802 |
| R6 | 1 | Resistor | 1k | 1% | 1206 | ROHM | MCR18EZHF1001 |
| R9 | 1 | Resisitor | 10k | 1% | 1206 | ROHM | MCR18EZHF1002 |
| C1 | 1 | Capacitor | 150μF/16V | 20% | F8 | SANYO | 6SVP150M |
| C2, C5 | 2 | Capacitor | 100nF | 10% | 1206 | Kemet | C1206C104K5RACTU |
| C6 | 1 | Capacitor | 330μF/25V | 20% | SMD | Panasonic | EEE-FK1E331GP |
| C10 | 1 | Capacitor | 2.2nF | 10% | 1206 | Kemet | C1206C222K5RACTU |
| L2 | 1 | Inductor | 100μΗ | 20% | DO3316 | CoilCraft | DO3316P-104MLB |
| D2 | 1 | Diode | MBRS230 | - | SMB | ON Semiconductor | MBRS230LT3G |
| IC | 1 | Switching Regulator | NCP3064 | - | SOIC8 | ON Semiconductor | NCP3064DR2G |




Figure 21. Boost Demoboard Layout



Figure 22. Boost Demoboard Photo

Table 6. TEST RESULTS

| Line Regulation | V _{in} = 9 V to 15 V, V _{out} = 24 V, I _{out} = 250 mA | 3 mV |
|-----------------|---|----------------------|
| Load Regulation | V _{in} = 12 V, V _{out} = 24 V, I _{out} = 50 to 350 mA | 5 mV |
| Output Ripple | V _{in} = 12 V, V _{out} = 24 V, I _{out} = 50 to 350 mA | < 350 mV Peak - Peak |
| Efficiency | V _{in} = 12 V, V _{out} = 24 V, I _{out} = 200 mA | 86% |




Figure 23. Efficiency vs. Output Current Current for Boost Demoboard




Figure 24. Typical Buck with External Transistor Application Schematic

Table 7. TESTED PARAMETERS

| Parameter | Input Voltage | Output Voltage | Input Current | Output Current |
|-----------|---------------|----------------|---------------|----------------|
| | (V) | (V) | (A) | (A) |
| Value | 10 – 16 | 3.3 | Max. 1.25 | Max. 3 |

Table 8. BILL OF MATERIAL

| Designator | Qty | Description | Value | Tolerance | Footprint | Manufacturer | Manufacturer Part Number |
|----------------------|-----|------------------------|----------|-----------|-----------|------------------|-----------------------------|
| R1, R14, R15, R16 | 4 | Resistor | 0.15R | 1% | 1206 | Susumu | RL1632R-R150-F |
| R5, R6 | 2 | Resistor | 1k | 1% | 1206 | ROHM | MCR18EZHF1001 |
| R3 | 1 | Resistor | 3k9 | 1% | 1206 | ROHM | MCR18EZHF3901 |
| R4 | 1 | Resistor | 2k4 | 1% | 1206 | ROHM | MCR18EZHF2401 |
| R7;R9 | 2 | Resistor | 10k | 1% | 1206 | ROHM | MCR18EZHF1002 |
| C1 | 1 | Capacitor | 270μF | 20% | 10 x 16 | PANASONIC | EEUFC1V271 |
| C4 | 1 | Capacitor | 1n8 | 10% | 1206 | Kemet | C1206C182K5RACTU |
| C2, C8 | 2 | Capacitor | 100nF | 10% | 1206 | Kemet | C1206C104K5RACTU |
| C9 | 1 | Capacitor | 1mF | 20% | F8 | SANYO | 4SA1000M |
| C10 | 1 | Capacitor | 2.2nF | 10% | 1206 | Kemet | C1206C222K5RACTU |
| Q1 | 1 | Transistor | MMSF7P03 | - | SOIC8 | ON Semiconductor | MMSF7P03HDR2G |
| Q2 | 1 | Transistor NPN | MMBT489L | - | SOT-23 | ON Semiconductor | MMBT489LT1G |
| D2 | 1 | Diode | MBR130T | - | SOD-123 | ON Semiconductor | MBR130T1G |
| IC1 | 1 | Switching Regulator | NCP3064 | - | SOIC8 | ON Semiconductor | NCP3064DR2G |
| D1 | 1 | Diode | MBRS330T | - | SMC | ON Semiconductor | MBRS330T3G |
| L1 | 1 | Inductor | 22μΗ | 20% | Coilcraft | Coilcraft | DO5040H-223MLB |




Figure 25. Buck Demoboard with External PMOS Transistor Layout




Figure 26. Buck Demoboard with External PMOS Transistor Photo




Figure 27. Efficiency vs. Output Current for Buck Demoboard with External PMOS Transistor

Table 9. TEST RESULTS

| Line Regulation | V _{in} = 9 V to 15 V, V _{out} = 3.3 V, I _{out} = 2 A | 8 mV |
|-----------------|---|----------------------|
| Load Regulation | V _{in} = 12 V, V _{out} = 3.3 V, I _{out} = 0.5 to 3.0 A | 10 mV |
| Output Ripple | V _{in} = 12 V, V _{out} = 3.3 V, I _{out} = 0.5 to 3.0 A | < 300 mV Peak - Peak |
| Efficiency | V _{in} = 12 V, V _{out} = 3.3 V, I _{out} = 2 A | 82% |

The picture in Figure 24. Typical Buck Application Schematic shows typical configuration with external PMOS transistor. Resistor R7 connected between timing capacitor TC Pin and SWE Pin provides a pulse feedback voltage. The pulse feedback approach increases the operating ffrequency by up to 50%. Figure 28, Oscillator Frequency vs. Timing Capacitor with Pulse Feedback, shows the impact to the oscillator frequency at buck converter for V_{in} = 12 V and V_{out} = 3.3 V with pulse feedback resistor R_7 = 10 k Ω . It also creates more regular switching waveforms with constant operating frequency which results in lower ripple voltage and improved efficiency.

If the application allows ON/ \overline{OFF} pin to be biased by voltage and the power supply is not connected to Vcc pin at the same time, then it is recommended to limit ON/ \overline{OFF} current by resistor with value 10 k Ω to protect the NCP3064 device. This situation is mentioned in Figure 29, ON/ \overline{OFF} Serial Resistor Connection.

This resistor shifts the ON/OFF threshold by about 200 mV to higher value, but the TTL logic compatibility is kept in full range of input voltage and operating temperature range.




Figure 28. Oscillator Frequency vs. Timing Capacitor with Pulse Feedback






Figure 29. ON/OFF Serial Resistor Connection

ORDERING INFORMATION


| Device | Package | Shipping [†] |
|---------------|---------------------|--------------------------|
| NCP3064MNTXG | DFN-8 (Pb-Free) | 4000 Units / Tape & Reel |
| NCP3064BMNTXG | DFN-8 (Pb-Free) | 4000 Units / Tape & Reel |
| NCP3064PG | PDIP-8 (Pb-Free) | 50 Units / Rail |
| NCP3064BPG | PDIP-8 (Pb-Free) | 50 Units / Rail |
| NCP3064DR2G | SOIC-8 (Pb-Free) | 2500 Units / Tape & Reel |
| NCP3064BDR2G | SOIC-8 (Pb-Free) | 2500 Units / Tape & Reel |
| NCV3064MNTXG | DFN-8 (Pb-Free) | 4000 Units / Tape & Reel |
| NCV3064PG | PDIP-8 (Pb-Free) | 50 Units / Rail |
| NCV3064DR2G | SOIC-8 (Pb-Free) | 2500 Units / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DATE 15 JAN 2009

NOTES:

- DIMENSIONS AND TOLERANCING PER
- DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30MM FROM TERMINAL TIP.
 COPLANARITY APPLIES TO THE EXPOSED
- PAD AS WELL AS THE TERMINALS.
 DETAILS A AND B SHOW OPTIONAL CON-STRUCTIONS FOR TERMINALS.

| | MILLIMETERS | | | |
|-----|-------------|------|--|--|
| DIM | MIN MAX | | | |
| Α | 0.80 | 1.00 | | |
| A1 | 0.00 | 0.05 | | |
| А3 | 0.20 | REF | | |
| b | 0.25 0.35 | | | |
| D | 4.00 BSC | | | |
| D2 | 1.91 2.21 | | | |
| E | 4.00 BSC | | | |
| E2 | 2.09 2.39 | | | |
| е | 0.80 BSC | | | |
| K | 0.20 | | | |
| Ĺ | 0.30 | 0.50 | | |
| L1 | | 0.15 | | |

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code = Assembly Location

Α = Wafer Lot Т Υ = Year W = Work Week

= Pb-Free Package (Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

| DOCUMENT NUMBER: | CUMENT NUMBER: 98AON15232D Electronic versions are uncontrolled except when accessed direct Printed versions are uncontrolled except when stamped "CONTRO" | | |
|------------------|--|--|-------------|
| DESCRIPTION: | DFN8, 4X4, 0.8P | | PAGE 1 OF 1 |

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



PDIP-8 CASE 626-05 ISSUE P

DATE 22 APR 2015



TOP VIEW

b2

В



NOTE 5

e/2 NOTE 3 SEATING PLANE C D1 eВ 8X b **END VIEW** |⊕|0.010 M| C| A M| B M NOTE 6 SIDE VIEW

STYLE 1: PIN 1. AC IN 2. DC + IN 3. DC - IN 4. AC IN 5. GROUND 6. OUTPUT 7. AUXILIARY 8. V_{CC}

NOTES

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: INCHES.
 DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACK-
- AGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
 DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE NOT TO EXCEED 0.10 INCH.
- DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR
- 6. DIMENSION eB IS MEASURED AT THE LEAD TIPS WITH THE
- LEADS UNCONSTRAINED.

 DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.
- PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE

| | INCHES | | MILLIM | ETERS |
|-----|-----------|-------|--------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | | 0.210 | | 5.33 |
| A1 | 0.015 | | 0.38 | |
| A2 | 0.115 | 0.195 | 2.92 | 4.95 |
| b | 0.014 | 0.022 | 0.35 | 0.56 |
| b2 | 0.060 TYP | | 1.52 | TYP |
| С | 0.008 | 0.014 | 0.20 | 0.36 |
| D | 0.355 | 0.400 | 9.02 | 10.16 |
| D1 | 0.005 | | 0.13 | |
| E | 0.300 | 0.325 | 7.62 | 8.26 |
| E1 | 0.240 | 0.280 | 6.10 | 7.11 |
| е | 0.100 BSC | | 2.54 | BSC |
| eВ | | 0.430 | | 10.92 |
| L | 0.115 | 0.150 | 2.92 | 3.81 |
| М | | 10° | | 10° |

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

| DOCUMENT NUMBER: | 98ASB42420B | Electronic versions are uncontrolled except when accessed directly from the Document I Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|-------------|---|-------------|--|
| DESCRIPTION: | PDIP-8 | | PAGE 1 OF 1 | |

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



SOIC-8 NB CASE 751-07 **ISSUE AK**

DATE 16 FEB 2011



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

| | MILLIMETERS | | INCHES | |
|-----|-------------|------|-----------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 4.80 | 5.00 | 0.189 | 0.197 |
| В | 3.80 | 4.00 | 0.150 | 0.157 |
| С | 1.35 | 1.75 | 0.053 | 0.069 |
| D | 0.33 | 0.51 | 0.013 | 0.020 |
| G | 1.27 BSC | | 0.050 BSC | |
| Н | 0.10 | 0.25 | 0.004 | 0.010 |
| J | 0.19 | 0.25 | 0.007 | 0.010 |
| K | 0.40 | 1.27 | 0.016 | 0.050 |
| М | 0 ° | 8 ° | 0 ° | 8 ° |
| N | 0.25 | 0.50 | 0.010 | 0.020 |
| S | 5.80 | 6.20 | 0.228 | 0.244 |

SOLDERING FOOTPRINT*



^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code = Assembly Location

= Wafer Lot = Year = Work Week

= Pb-Free Package



XXXXXX = Specific Device Code = Assembly Location Α

= Year ww = Work Week

= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLES ON PAGE 2

| | | Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED | |
|--------------|-----------|---|-------------|
| DESCRIPTION: | SOIC-8 NB | | PAGE 1 OF 2 |

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

SOIC-8 NB CASE 751-07 ISSUE AK

DATE 16 FEB 2011

| STYLE 3: PIN 1. DRAIN, PIE #1 CTOR, #1 CTOR, #2 CTOR, #1 CTOR, #2 CTOR, #2 CTOR, #2 CTOR, #2 CTOR, #1 | 2. ANODE 3. ANODE 4. ANODE 5. ANODE 6. ANODE 7. ANODE 8. COMMON CATHODE STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #1 Vd STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN 8. TYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #1 4. ANODE 5. ANODE 6. ANODE 7. ANODE 7. ANODE 7. ANODE 7. ANODE 8. COMMON CATHODE 8. COMMON CATHODE 9. ANODE 7. ANODE 8. COMMON CATHODE 9. ANODE 9. ANO |
|---|--|
| E PIN 1. INPUT 2. EXTERNAL BY 3. THIRD STAGE 4. GROUND E 5. DRAIN 6. GATE 3 7. SECOND STAGE 8. FIRST STAGE STYLE 11: ID PIN 1. SOURCE 1 2. GATE 1 T 3. SOURCE 2 ID 4. GATE 2 ID 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 ID 8. DRAIN 1 ID | PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #2 7. EMITTER, #1 Vd 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN 8. TYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 |
| ID PIN 1. SOURCE 1 2. GATE 1 T 3. SOURCE 2 ID 4. GATE 2 ID 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 ID 8. DRAIN 1 STYLE 15: RCE PIN 1. ANODE 1 E 2. ANODE 1 RCE 3. ANODE 1 | PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 |
| STYLE 15: RCE PIN 1. ANODE 1 E 2. ANODE 1 RCE 3. ANODE 1 | PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 |
| N 7. CATHODE, CON N 8. CATHODE, CON | MMON 5. COLLECTOR, DIE #2 MMON 6. COLLECTOR, DIE #2 MMON 7. COLLECTOR, DIE #1 MMON 8. COLLECTOR, DIE #1 |
| STYLE 19: PIN 1. SOURCE 1 E 2. GATE 1 E 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 DE 7. DRAIN 1 DE 8. MIRROR 1 | STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN |
| STYLE 23: E1 PIN 1. LINE 1 IN DN CATHODE/VCC 2. COMMON ANC DN CATHODE/VCC 3. COMMON ANC E3 4. LINE 2 IN DN ANODE/GND 5. LINE 2 OUT E4 6. COMMON ANC E5 7. COMMON ANC DN ANODE/GND 8. LINE 1 OUT | ODE/GND 2. EMITTER ODE/GND 3. COLLECTOR/ANODE |
| STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN | STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V MON 6. VBULK 7. VBULK 8. VIN |
| 1 1 | |
| ; | STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ E 5. SOURCE E 6. SOURCE E 7. SOURCE 8. DRAIN |

| DOCUMENT NUMBER: | 98ASB42564B Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|---|--|-------------|
| DESCRIPTION: | SOIC-8 NB | | PAGE 2 OF 2 |

ON Semiconductor and IN are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability. arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative