

## WD1042

#### 1.5MHz, 1.0A, Step-down DC-DC Converter

## **Descriptions**

The WD1042 is a high efficiency, synchronous step down DC-DC converter optimized for battery powered portable applications. It supports up to 1.0A output current. With a wide input voltage range of 2.5V to 5.5V, the device supports applications powered by single Li-ion battery with extended voltage range, two and three alkaline cell, 3.3V and 5V input voltage range. The WD1042 operates at 1.5MHz fixed switching frequency with Pulse-Width-Modulation (PWM) and enters Pulse-Skipping-Modulation (PSM) operation at light load current to maintain high efficiency over the entire load current range.

The switching frequency is internally set at 1.5MHz, allowing the use of tiny surface mount inductor and input/output capacitors. Low output voltage is easily supported with the 0.6V feedback reference voltage.

The WD1042 is available in SOT-23-5L package. Standard product is Pb-free and Halogen-free.

## **Features**

Input voltage range : 2.5~5.5VContinue output current : 1.0A

Switching frequency : 1.5MHz (Typ.)Efficiency : Up to 92%

Feedback reference voltage: 0.6V


100% duty cycle for low dropout operation

Adjustable Output Voltage


# **Applications**

- IPC
- PADs
- STBs
- DSCs


#### Http//:www.sh-willsemi.com



SOT-23-5L



Pin configuration (Top view)



1042 = Device code

DE = Special code

Y = Year code

W = Week code

Marking

Device	Package	Shipping
WD1042E-5/TR	SOT-23-5L	3000/Reel&Tape

Order information



# **Typical Applications**





Fig1 Schematic Diagram

# **Pin Descriptions**

Pin Name	Pin Number	Pin Description		
EN	1	Enable Control. Pull high to turn on. Do not leave it floating		
GND	2	Ground pin.		
SW	3	Inductor pin.		
VIN	4	Input pin. Decouple this pin to GND with at least 10 uF ceramic Cap.		
ED. E		Feedback pin. Connected to the feedback resistor for adjustable		
FB	5	version or VOUT for fix output version		

# **Block Diagram**





# **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
VIN pin voltage range	V <sub>IN</sub>	-0.3~6.0	V
EN, FB pin voltage range	-	-0.3∼V <sub>IN</sub>	V
SW pin voltage range (DC)	-	-0.3∼V <sub>IN</sub>	V
Power Dissipation – SOT-23-5L (Note 1)	P <sub>D</sub>	0.5	W
Junction to Ambient Thermal Resistance – SOT-23-5L (Note 1)	R <sub>θJA</sub>	250	°C/W
Junction temperature	TJ	150	°C
Lead temperature(Soldering, 10s)	T∟	260	°C
Operating ambient temperature	Topr	-40 ~ 85	°C
Storage temperature	Tstg	-55 ~ 150	°C
ECD Detinate	HBM	4000	V
ESD Ratings	CDM	2000	V

These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

Note 1: Surface mounted on FR-4 Board using 1 square inch pad size, dual side, 1oz copper

Will Semiconductor Ltd. 3 Feb,2018 - Rev. 1.0




# Electronics Characteristics (Ta=25°C, V<sub>IN</sub>=3.6V, V<sub>EN</sub>=V<sub>IN</sub>, unless otherwise noted)


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Voltage Range	Vin		2.5		5.5	V
V <sub>IN</sub> Under Voltage Lockout	V/	Rising		2.4	2.5	V
Threshold	Vuvlo	Falling		2.3		
Standby Supply Current	ΙQ	V <sub>FB</sub> = 105%, I <sub>OUT</sub> = 0A		40		uA
Shutdown Supply Current	I <sub>SHDN</sub>	$V_{EN} = 0V$		0.2	1	uA
Feedback reference Voltage	V <sub>FB</sub>	Vin=Vout(nom)+1 V 0mA≤IOUT≤250MA	0.588	0.60	0.612	V
Line Regulation	ΔLINE	V <sub>IN</sub> = 2.5V to 5.5V		0.15		%/V
Inductor Limit Current	ILIM	V <sub>IN</sub> = 3.6V, V <sub>OUT</sub> = 90%*V <sub>OUT</sub>		1.95		Α
Oscillator Frequency	fosc	V <sub>FB</sub> or V <sub>OUT</sub> in regulation		1.5		MHz
R <sub>DS(ON)</sub> of P-Channel FET	R <sub>PFET</sub>	Isw = 100mA		250		mΩ
R <sub>DS(ON)</sub> of N-Channel FET	R <sub>NFET</sub>	I <sub>SW</sub> = −100mA		100		mΩ
Feedback Leakage Current	I <sub>FB</sub>				±30	nA
SW Leakage Current	I <sub>LSW</sub>	$V_{IN} = 5.5V$ , $V_{SW} = 0V$ or $5.5V$			±1	uA
EN Rising Threshold	$V_{ENH}$		1.4			V
EN falling Threshold	V <sub>ENL</sub>				0.4	V
EN Leakage Current	I <sub>EN</sub>	$V_{IN} = 5.5V$ , $V_{EN} = 0V$ or VIN			1	uA
Max Duty Cycle				100		%
Soft Start Time				700		uS
Input OVP Shutdown	Vovp	Rising		6.0		V
		Falling	5.6	5.9		V
Over Temperature Protection	T <sub>OTP</sub>			155		°C
OTP Hysteresis				30		۰C




## Typical Characteristics (Ta=25°C, V<sub>IN</sub>=3.6V, unless otherwise noted)













VIN=3.6V, VO=1.8V, EN=3.6V, IO=1A, EN On

VIN=3.6V, VO=1.8V, EN=3.6V, IO=1A, EN Off



Load Transient Response VIN=5V,VO=1.8V,EN=3.6V,IO=1mA-1A

Load Transient Response VIN=5V,VO=0.6V,EN=5V,IO=1mA-1A



Ripple: VIN=5V, VO=1.8V, EN=3.6V IO=1A

VIN=3.6V, VO=1.8V, EN=3.6V VOUT short



# **Operation Informations**

#### **PWM Control Mode**

The WD1042 step-down converter operates with typically 1.5MHz fixed-frequency pulse width modulation (PWM) at moderate to heavy load currents. Both the main P-channel MOSFET and synchronous N-channel MOSFET switches are internal. During PWM operation, the converter uses a current-mode control scheme to achieve good line and load transient response. At the beginning of each clock cycle initiated by the clock signal, the main switch is turned on. The current flows from the input capacitor via the main switch through the inductor to the output capacitor and load. During this phase, the current ramps up until the PWM comparator trips and the control logic turn off the switch. After a dead time, which prevents shoot-through current, the synchronous switch is turned on and the inductor current ramps down. The current flows from the inductor and the output capacitor to the load. It returns back to the inductor through the synchronous switch.

The next cycle is initiated by the clock signal again turning off the synchronous switch and turning on the main switch.

#### Pulse Skipping Mode (PSM)

At light loads, the inductor current may reach zero or reverse on each pulse. The synchronous switch is turned off by the current reversal comparator, IRCMP, and the switch voltage will ring. This is discontinuous mode operation, and is normal behavior for the switching regulator. At very light loads, the WD1042 will automatically skip pulses in pulse skipping mode (PSM) operation to maintain output regulation.

#### **Short-Circuit Protection**

When the output is shorted to ground, the device

goes into shutdown. In this mode, the high-side and low-side MOSFET are turned off.

# **Dropout Operation**

The device starts to enter 100% duty-cycle mode once the input voltage comes close to the nominal output voltage. In order to maintain the output voltage, the main switch is turned on 100% for one or more cycles. The output voltage will then be determined by the input voltage minus the voltage drop across the P-channel MOSFET and the inductor.

#### **Shutdown Mode**

Drive EN to GND to place the WD1042 in shutdown mode. In shutdown mode, the reference, control circuit, main switch, and synchronous switch turn off and the output becomes high impedance. Input current falls to  $0.1\mu A$  (Typ.) during shutdown mode.

#### **Over Temperature Protection (OTP)**

As soon as the junction temperature (T<sub>J</sub>) exceeds 165°C (Typ.), the device goes into thermal shutdown. In this mode, the high-side and low-side MOSFET are turned off.

Will Semiconductor Ltd. 8 Feb,2018 - Rev. 1.0



# **Application Informations**

External component selection for the application circuit depends on the load current requirements. Certain tradeoffs between different performance parameters can also be made.

## **Output Voltage Setting**

The output voltage can be calculated as:

$$V_{\text{OUT}} = 0.6 \times \left(1 + \frac{R1}{R2}\right)$$

The external resistive divider is connected to the output. To minimize the current through the feedback divider network, R1 should be larger than  $100k\Omega$ . The sum of R1 and R2 should not exceed 1 M $\Omega$ , to keep the network robust against noise. An external feed forward capacitor  $C_{FWD}$ , is required for optimum load transient response. The value of  $C_{FWD}$  should be in the range between 22pF and 33pF.

Route the FB line away from noise sources, such as the inductor or the SW line.

#### **Inductor Selection**

The WD1042 high switching frequency allows the use of a physically small inductor. The inductor ripple current is determined by

$$\Delta I_L = \frac{V_{OUT}}{(f)(L)} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$

Where  $\Delta I_L$  is the peak-to-peak inductor ripple current and f is the switching frequency. The inductor peak-to-peak current ripple is typically set to be 40% of the maximum dc load current. Using this guideline and solving for L,

$$L = \frac{V_{OUT}}{f(40\% I_{IOAD(MAX)})} \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

It is important to ensure that the inductor is capable of handling the maximum peak inductor current,  $I_{\text{LPK}}$ , determined by

$$I_{\mathit{LPK}} = I_{\mathit{LOAD(MAX)}} + \frac{\Delta I_{\mathit{L}}}{2}$$

#### **Inductor Core Selection**

Different core materials and shapes will change the size/current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and don't radiate much energy, but generally cost more than powdered iron core inductors with similar electrical characteristics. The choice of which style inductor to use often depends more on the price vs. size requirements and any radiated field EMI requirements than on what the WD1042 requires to operate.

## **Input Capacitor Selection**

Capacitor ESR is a major contributor to input ripple in high-frequency DC-DC converters. Ordinary aluminum electrolytic capacitors have high ESR and should be avoided. Low-ESR tantalum or polymer capacitors are better and provide a compact solution for space constrained surface mount designs. Ceramic capacitors have the lowest overall ESR. The input filter capacitor reduces peak currents and noise at the input voltage source. Connect a low ESR bulk capacitor (2.2µF to 10µF) to the input. Select this bulk capacitor to meet the input ripple requirements and voltage rating rather than capacitance value. Use the following equation to calculate the maximum RMS input current:

$$I_{\mathit{RMS}} = \frac{I_{\mathit{OUT}}}{V_{\mathit{IN}}} \sqrt{V_{\mathit{OUT}} \times \left(V_{\mathit{IN}} - V_{\mathit{OUT}}\right)}$$

#### **Output Capacitor Selection**

Ceramic capacitors with low-ESR values have the lowest output voltage ripple and are recommended. At nominal load current, the device operates in PWM mode, and the RMS ripple current is calculated as:



$$I_{RMSCout} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f} \times \frac{1}{2 \times \sqrt{3}}$$

At nominal load current, the device operates in PWM mode, and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

$$\Delta V = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f} \times \left(\frac{1}{8 \times C_{OUT} \times f} + ESR\right)$$


At light load currents, the converter operates in pulse skipping mode, and the output voltage ripple is dependent on the capacitor and inductor values. Larger output capacitor and inductor values minimize the voltage ripple in PSM operation and tighten dc output accuracy in PSM operation.

#### **PC Board Layout Considerations**

A good circuit board layout aids in extracting the most performance from the WD1042. Poor circuit layout degrades the output ripple and the electromagnetic interference (EMI) or electromagnetic compatibility (EMC) performance. The evaluation board layout is optimized for the WD1042. Use this layout for best performance. If this layout needs changing, use the following quidelines:

- 1. Use separate analog and power ground planes. Connect the sensitive analog circuitry (such as voltage divider components) to analog ground; connect the power components (such as input and output bypass capacitors) to power ground. Connect the two ground planes together near the load to reduce the effects of voltage dropped on circuit board traces. Locate C<sub>IN</sub> as close to the V<sub>IN</sub> pin as possible, and use separate input bypass capacitors for the analog.
- 2. Route the high current path from  $C_{\text{IN}}$ , through L, to the SW and PGND pins as short as possible.
- 3. Keep high current traces as short and as wide as possible.

- Place the feedback resistors as close as possible to the FB pin to prevent noise pickup.
- Avoid routing high impedance traces, such as FB, near the high current traces and components or near the switch node (SW).
- If high impedance traces are routed near high current and/or the SW node, place a ground plane shield between the traces.




WD1042 PCB Suggest Layout (Demo)

Will Semiconductor Ltd. 10 Feb,2018 - Rev. 1.0



# **PACKAGE OUTLINE DIMENSIONS**

# **SOT-23-5L**




SIDE VIEW

Cumbal	Di	Dimensions in Millimeters			
Symbol	Min.	Тур.	Max.		
А	-	-	1.45		
A1	0.00	-	0.15		
A2	0.90	1.10	1.30		
b	0.30	0.40	0.50		
С	0.10	-	0.21		
D	2.72	2.92	3.12		
Е	2.60	2.80	3.00		
E1	1.40	1.60	1.80		
е		0.95 BSC			
e1		1.90 BSC			
L	0.30	0.45	0.60		
M	0.10	0.15	0.25		
K	0.00	-	0.25		
θ	0°	-	8°		




# TAPE AND REEL INFORMATION

## **Reel Dimensions**



# 

# **Quadrant Assignments For PIN1 Orientation In Tape**



RD	Reel Dimension	<b>☑</b> 7inch	☐ 13inch		
W	Overall width of the carrier tape	<b>▼</b> 8mm	☐ 12mm	☐ 16mm	
P1	Pitch between successive cavity centers	☐ 2mm	✓ 4mm	☐ 8mm	
Pin1	Pin1 Quadrant	□ Q1	□ Q2	<b> ✓</b> Q3	□ Q4