



High Performance, with Digital Video Engine 8-Bit 25MSPS 3.3V D/A Converter

FEATURES

- EXCELLENT SPURIOUS-FREE DYNAMIC RANGE PERFORMANCE
- DIFFERENTIAL CURRENT OUTPUT
- BUILD-IN STEADICHIPS' THIRD GENERATION DIGITAL VIDEO ENGINE
- SINGLE 3.3V POWER SUPPLY
- LOW POWER CONSUMPTION
- 28-PIN TSSOP PB-FREE PACKAGE

APPLICATIONS

- VIDEO APPLICATIONS
- WIDE BAND DATA COMMUNICATION
- MEDICAL IMAGING EQUIPMENT
- DIGITAL TV
- MEASUREMENT INSTRUMENTATION

DESCRIPTION


The SC9788 is an 8-bit resolution, wideband, low power, current-output CMOS digital-to-analog converter (DAC) with on-chip digital video engine. The SC9788's nominal full-scale output current is 10mA and the output impedance is greater than $100k\Omega$. The SC9788 offers exceptional ac and dc performance while supporting data update rate up to 25MSPS.

Coming with the integrated SteadiChips' 3rd generation Digital Video Engine (DVE), The SC9788 along with SC9287(ADC) and SC6362(SD video filter) provide Video Transceiver designers a great choice to achieve superior performance. The SC9788 is compatible with SC9708 in pin configuration except that the SC9788 needs the clock rate two times as high as the SC9708 does.

Featured low power dissipation , the SC9788 well suited for portable and low power applications. Its power dissipation can be further reduced to a mere 33mW with a slight degradation in performance by lowering the full-scale current output. Moreover, the SC9788 merely dissipates 3mW in power-down mode. Combined with a proprietary switching technique and segmented current source architecture, the SC9788 dramatically reduce spurious components and enhance dynamic performance. Edge-triggered input latches and a built-in 1.2V temperature compensated bandgap reference provides the costumers an easy and cost-saving choice. The digital inputs support 3.3V CMOS logic families.

The SC9788 is specified over the industrial $(-40^{\circ}C \text{ to }+85^{\circ}C)$ and commercial $(0^{\circ}C \text{ to }+70^{\circ}C)$ temperature ranges.

FUNCTION BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- MAXIMUM SAMPLING CLOCK FREQUENCY 50MHz (25MHz DATA UPDATE RATE)
- RESOLUTION: 8Bit
- DNL/INL ±0.15LSB/±0.20LSB
- SFDR 69dB @ 1MHz OUTPUT
 61dB @ 10MHz OUTPUT
- 2.7~3.6V ANALOG POWER SUPPLY
 2.7~3.6V DIGITAL POWER SUPPLY
- ON-CHIP VOLTAGE REFERENCE
- DIFFERENTIAL CURRENT OUTPUT
- ADJUST SCALE FROM 1mA TO 10mA
- HIGH ESD CAPABILITY (>8000V HBM)

REV. 1.0.1

Information furnished by SteadiChips is believed to be accurate and reliable. However, no responsibility is assumed by SteadiChips for its use, or for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SteadiChips



DC ELECTRICAL CHARACTERISTICS

(AVDD = 3.3V, DVDD = 3.3V, I_{OUTFS} = 10mA, unless otherwise noted.)

PARAMETER	MIN	ТҮР	MAX	UNITS
RESOLUTION			8	Bits
MONOTONICITY	GUAR	GUARANTEED OVER SPECIFIED TEMPERAT		
DC ACCURACY ¹				
Differential Nonlinearity (DNL)	-0.5	±0.15	+0.5	LSB
Integral Nonlinearity (INL)	-0.5	±0.20	+0.5	LSB
ANALOG OUTPUT				
Offset Error	-0.02		+0.02	% of FSR
Gain Error (Without Internal Reference)	-10	±2	+10	% of FSR
Gain Error (With Internal Reference)	-5	±1	+5	% of FSR
Full-Scale Output Current	1		10	mA
Output Compliance Range	-1.0		+1.25	v
Output Resistance		100		kΩ
Output Capacitance		5		pF
REFERENCE OUTPUT				
Reference Voltage	1.10	1.20	1.3	v
Reference Output Current		100		nA
REFERENCE INPUT				
Input Compliance Range	0.1		1.25	V
Reference Input Resistance (Ext. Ref)		1		MΩ
Small Signal Bandwidth		1.5		MHz
TEMPERATURE COEFFICIENTS				
Offset Drift		0		ppm of FSR/°C
Gain Drift (Without Internal Reference)		±40		ppm of FSR/°C
Gain Drift (With Internal Reference)		±90		ppm of FSR/°C
Reference Voltage Drift		±40		ppm/°C
POWER SUPPLY				
Supply Voltages				
AVDD	2.7	3.3	3.6	v
DVDD	2.7	3.3	3.6	v
Analog Supply Current (I _{AVDD})		11.8	15	mA
Digital Supply Current $(I_{DVDD})^2$		30	35	mA
Supply Current Sleep Mode (I _{AVDD})			1	mA
Power Dissipation(3V,I _{OUTFS} =10mA)		125.4	150	mW
Power Supply Rejection Ratio—AVDD	-0.5		+0.5	% of FSR/V
Power Supply Rejection Ratio—DVDD	-0.04		+0.04	% of FSR/V
OPERATING RANGE	-40		+85	°C

NOTES

1. Measured at $I_{\mbox{\scriptsize OUTA}\mbox{,}}$ driving a virtual ground.

2. Measured at f_{CLOCK} =50MSPS and f_{OUT} =1.0MHz; AVDD=3V, DVDD=3V.



DYNAMIC SPECIFICATIONS

(AVDD = 3.3V, DVDD = 3.3V, I_{OUTFS} = 10mA, Differential Transformer Coupled Output, 100Ω Doubly Terminated, unless otherwise noted.)

PARAMETER	MIN	ТҮР	MAX	UNITS
DYNAMIC PERFORMANCE				
Maximum Output Update Rate (f _{cLOCK})		50		MSPS
Output Settling Time (t_{ST}) (to 0.1%) ¹		30		ns
Output Propagation Delay (t_{PD})		1		ns
Glitch Impulse		5		pV-s
Output Rise Time (10% to 90%) 1		2.5		ns
Output Fall Time $(10\% ext{ to } 90\%)^1$		2.5		ns
Output Noise (I _{OUTFS} = 10 mA) ²		50		pA/vHz
Output Noise $(I_{OUTFS} = 1 \text{ mA})^2$		30		pA/√Hz
AC LINEARITY TO NYQUIST				
Signal-to-Noise and Distortion Ratio				
f _{clock} =50MSPS; f _{out} =1.01MHz		51		dB
f _{CLOCK} =50MSPS; f _{OUT} =2.51MHz		50		dB
f _{clock} =50MSPS; f _{out} =5.11MHz		50		dB
Spurious Free Dynamic Range				
f _{clock} =50MSPS; f _{out} =1.01MHz		69		dBc
f _{CLOCK} =50MSPS; f _{OUT} =2.51MHz		67		dBc
f _{clock} =50MSPS; f _{out} =5.11MHz		65		dBc
Total Harmonic Distortion				
f _{clock} =50MSPS; f _{out} =1.01MHz		-66		dBc
f _{CLOCK} =50MSPS; f _{OUT} =2.51MHz		-65		dBc
f _{clock} =50MSPS; f _{out} =5.11MHz		-64		dBc

NOTES

1. Measured single-ended into 100 Ω load.

2. Output noise is measured with a full-scale output set to 10mA with no conversion activity. It is a measure of the thermal noise only.



DIGITAL CHARACTERISTICS

(AVDD = 3.3 V, DVDD = 3.3 V, I_{OUTFS} = 10mA, unless otherwise noted.)

PARAMETER	MIN	ТҮР	MAX	UNITS
DIGITAL INPUTS				
Logic "1" Voltage	2.1	3.3		v
Logic "0" Voltage		0	1.2	v
Logic "1" Current	-10		+10	μΑ
Logic "0" Current	-10		+10	μΑ
Input Capacitance		5		pF
Input Setup Time (t _{sp})	3.0			ns
Input Hold Time (t _{HD})	2.0			ns
Latch Pulse Width (t _{LPW})	1.5			ns

Specifications subject to change without notice

ORDERING GUIDE

Model	Temperature Range	Package Descriptions	
SC9788AEH	-40°C to +85°C	28-Lead TSSOP	





Figure 1. Timing Diagram





PIN CONFIGURATION

PIN FUNCTION DESCRIPTIONS

Pin No.	Name	Function
1	D7	Most Significant Data Bit (MSB).
2–7	D6D1	Data Bits 1-6.
8	D0	Least Significant Data Bit (LSB).
9-14,25	NC	No Internal Connection.
15	SLEEP	Power-Down Control Input. Active High. A built-in pull-down circuit is attached.
16	REFLO	Reference Ground When Internal 1.2V Reference Used. Connect to AVDD to disable internal reference.
17	Reference Input /Output. Serves as reference input when internal reference disabled (i.e., Tie REFLO to AVD	
17	REFIO	Requires 0.1uF capacitor to ACOM when internal reference activated.
18	FS ADJ	Full-Scale Current Output Adjust.
19	COMP1	Bandwidth/Noise Reduction Node. Add 0.1uF to AVDD for optimum performance.
20	ACOM	Analog Common.
21	IOUTB	Complementary DAC Current Output. Full-scale current when all data bits are 0s.
22	IOUTA	DAC Current Output. Full-scale current when all data bits are 1s.
23	COMP2	Internal Bias Node for Switch Driver Circuitry. Decouple to ACOM with 0.1uF capacitor.
24	AVDD	Analog Supply Voltage (nominal 3.3V).
26	DCOM	Digital Common.
27	DVDD	Digital Supply Voltage (nominal 3.3V).
28	CLOCK	Clock Input. Data latched on positive edge of clock.



DEFINITIONS OF SPECIFICATIONS

Linearity Error (Integral Nonlinearity or INL)

Linearity error is as the measure of the maximum deviation of the actual analog output from the ideal output, determined by a straight line drawn from zero to full scale.

Differential Nonlinearity (or DNL)

DNL is defined as the variation in analog value, normalized to full scale, associated with a 1 LSB change in digital input code.

Monotonicity

As the digital input increases, if the output will never decreases, A D/A converter is monotonic.

Gain Error

The difference between the actual and ideal output span. The actual span is determined by the output when all inputs are set to 1s minus the output when all inputs are set to 0s.

Offset Error

Offset Error is the measure of deviation of the output current from the ideal of zero when the inputs of D/A are all 0s.

Output Compliance Range

The maximum allowable voltage range measured at the D/A's output. Nonlinear performance might occur when the output voltage is beyond this limit.

Temperature Drift

Temperature drift indicates the influence of temperature. it measures the deviation of the value at either TMIN or TMAX with the reference value at 25 $^{\circ}$ C. For offset and gain drift, the drift is reported in ppm of full-scale range (FSR) per $^{\circ}$ C. For reference drift, the drift is reported in ppm per $^{\circ}$ C.

Power Supply Rejection

Power Supply Rejection indicates the influence of variation of Power supply to the output. It is the ratio of the output change in the full-scale to the Power Supply change.

Settling Time

The time required for the output from the start of the output transition to reach and remain within a specified error band about its final value.

Glitch Impulse

Glitch Impulse is specified as the net area of the glitch in pV-s.

Spurious-Free Dynamic Range

SFDR is defined as the ratio in dB of the RMS value of the maximum signal component the RMS value of the next largest noise or harmonic distortion component.

Total Harmonic Distortion

THD is the ratio in dB of the RMS sum of the first six harmonic components to the RMS value of the measured input signal.





Figure 2. An AC Characterization Test Setup



Typical DC Characterization Curves (AVDD=3.3V, DVDD=3.3V, 100Ω Doubly Terminated Load,

I_{OUTFS}=10mA, TA=+25°C, unless otherwise noted)



Typical AC Characterization Curves (AVDD=3.3V, DVDD=3.3V, 100Ω Doubly Terminated Load, I_{OUTFS}=10mA, TA=+25°C, unless otherwise noted)




Figure 5. THD vs. f_{out} (AVDD and DVDD=3.3V)




Figure 7. SFDR vs. f_{out} (AVDD and DVDD=3.3V)




Figure 6. SINAD vs. fout (AVDD and DVDD=3.3V)



FUNCTIONAL DESCRIPTION

Figure 8 shows a simplified block diagram of the SC9788. The SC9788 is capable of providing total current up to 10mA through a large PMOS current source array. The six most significant bits (MSBs) control 63 equal currents sub-array. The remaining 2 LSBs are also implemented with equally weighted current sources whose sum equals 7/8th of an MSB current source. Implementing the upper and lower bits with current sources helps maintain the high output impedance (i.e.>100k). All of these current sources are switched to either of two output nodes (i.e., IOUA or IOUTB) via PMOS differential current switches. A highly linearized PMOS current switch structure has been utilized to guarantee distortion performance.

The power supply inputs of analog section and digital section of the SC9788 are separated (i.e., AVDD and DVDD), each of them can operate independently over a 2.7Volt to 3.6Volt range.

The digital section mainly consists of edge-triggered latches and segment decoding logic circuitry. The analog section includes the PMOS current sources, the associated differential switches, a 1.20V bandgap voltage reference and a reference control amplifier.

The full-scale output current is regulated by the reference control amplifier and voltage reference V_{REFIO} . By properly setting the reference current I_{REF} , the full-scale output current has been reached great performance.

The SC9788 is capable of operating up to a 2MSPS clock rate.

VOLTAGE REFERENCE

The SC9788 has a built-in 1.2V band gap reference, which can be disabled by tying REFLO to AVDD. It can also be flexibly overridden by an external reference to adapt various applications. REFIO is a multifunctional pin depending on the usage of the internal or an external reference. To use the internal reference, the internal reference voltage will be shown at REFIO by simply decoupling the REFIO pin to ACOM with a 0.1μ F capacitor and shorting REFLO to ACOM via a small resistance less than 5Ω . Furthermore, if the voltage at REFIO is to be used by other circuitry, an external buffer amplifier is recommended because this reference can only drive a current less than 100nA. Such example is given in Figure 9.

To provide either a fixed reference voltage to enhance accuracy and drift performance or a varying reference voltage for gain control, an external reference can be applied to REFIO as shown in Figure 10. In such cases, the 0.1μ F compensation capacitor is not required because of the overridden of the internal reference, and the relatively high input impedance of REFIO minimizes any loading of the external reference.




Figure 8. Functional Block Diagram






Figure 9. Internal Reference Configuration




Figure 10. External Reference Configuration

REFERENCE CONTROL AMPLIFIER

The SC9788's full-scale output current, say I_{OUTFS} , is directly proportional to I_{REF} that is adjustable by setting the ratio of the V_{REFIO} and an external resistor, R_{SET} . The span of I_{OUTFS} is from 1mA to 10mA.

By adjusting I_{OUTFS} , several benefits have been shown along with such wide adjustment span of I_{OUTFS} . The first relates directly to the power dissipation of the SC9788, which is proportional to I_{OUTFS} (refer to the Power Dissipation section). The second relates to the 20dB adjustment, which is useful for system gain control purposes.

The optimum distortion performance is obtained with

a 0.1μ F external ceramic chip capacitor installed. Also, since the control amplifier is optimized for low power operation, for applications requiring large signal swings, an external control amplifier is recommended to enhance the application's overall large signal multiplying bandwidth and/or distortion performance. Having disabled the internal reference, by adjusting the voltage at REFIO through an external voltage reference, I_{REF} can be controlled for fixed R_{SET}. Figure 11 shows this application. Note, the external reference voltage must be within the compliance range of REFIO, say, 0.10V to 1.25V.






Figure 11. External Voltage reference Control IREF

DAC TRANSFER FUNCTION

The SC9788 provides complementary current outputs, I_{OUTA} and I_{OUTB} . The amplitude of I_{OUTA} is proportional to the input code while the amplitude of I_{OUTB} is reversely proportional to the input code. That is, when the input codes are all 1s, I_{OUTA} will provide a near full-scale current output, I_{OUTFS} . Meanwhile, I_{OUTB} , the complementary output, provides no current. The current output appearing at I_{OUTA} and I_{OUTB} is a function of both the input code and I_{OUTFS} , such relationship can be expressed as,

I _{OUTA} =(DAC CODE /256) × I _{OUTFS}	(Eq.1)
I_{OUTB} =(255-DAC CODE) / 256 × I_{OUTFS}	(Eq.2)

Where DAC CODE = 0 to 255 (i.e., decimal representation). As mentioned previously, I_{OUTFS} is directly proportional to I_{REF} , and I_{REF} is adjustable by setting the ratio of the V_{REFIO} and an external resistor, R_{SET} . I_{OUTFS} can be expressed as,

$I_{OUTFS} = 16 \times IREF$	(Eq.3)
Where	
$I_{REF} = V_{REFIO} / R_{SET}$	(Eq. 4)

Typically, the two current outputs will drive a resistive load directly or via a transformer. If dc coupling is required, I_{OUTA} and I_{OUTB} should be directly connected to matching resistive loads, R_{LOAD} , that are tied to analog common, ACOM. The following equations express the simple single-ended voltage output which appears at the I_{OUTA} and I_{OUTB} nodes,

$V_{OUTA} = I_{OUTA} \times R_{LOAD}$	(Eq.5)
$V_{OUTB} = I_{OUTB} \times R_{LOAD}$	(Eq.6)

Note, to maintain specified distortion and linearity performance, the full-scale value of V_{OUTA} and V_{OUTB} cannot exceed the specified output compliance range.

$$V_{DIFF} = (I_{OUTA} - I_{OUTB}) \times R_{LOAD}$$
 (Eq.7)

Substituting the values of $I_{\text{OUTA}},\,I_{\text{OUTB}},\,I_{\text{REF}},\,\text{and}\,\,V_{\text{DIFF}}$ can be expressed as,

$$V_{DIFF}$$
= {(2×DAC CODE - 255)/256} /(16×R_{LOAD} / R_{SET})×V_{REFIO} (Eq.8)

Eq. 8 is the transfer function of the SC9788 operating differentially. Not only doubling the value of the single-ended voltage output (i.e., V_{OUTA} or V_{OUTB}), the differential operation also help cancelling common-mode error sources associated with I_{OUTA} and I_{OUTB} , such as noise, distortion, and dc offsets. Note, performing a differential to single-ended conversion via a transformer also provides the ability to deliver twice the reconstructed signal power to the load.

Also from Eq.8, the gain drift temperature performance for a single-ended (V_{OUTA} and V_{OUTB}) or differential output (V_{DIFF}) of the SC9788 can be enhanced by selecting temperature tracking resistors for R_{LOAD} and R_{SET} (see the R_{LOAD} / R_{SET} part in Eq.8).



SC9788 High Performance, with Digital Video Engine 8-Bit 25MSPS 3.3V D/A Converter

ANALOG OUTPUTS AND OUTPUT CONFIGURATIONS

The SC9788 can be configured in either single-ended or differential way. By differential configuration, SC9788 achieves enhanced distortion and noise performance especially as the frequency content of the reconstructed waveform increases and/or its amplitude decreases.




Figure 12. 0V to +0.5V Unbuffered Voltage Output

The output impedance of IOUTA and IOUTB of SC9788 is typically $100k\Omega$ in parallel with 5pF and slightly dependent on the output voltage (i.e., VOUTA and VOUTB). As a result, to maintain optimum dc linearity, it should keep IOUTA and/or IOUTB at a virtual ground via an I-V op amp. Please be noted, the INL/DNL specifications of the SC9788 are measured with IOUTA maintained at a virtual ground via an op-amp.




Figure 13. Unipolar Buffered Voltage Output

As mentioned previously, to achieve optimum performance the voltage at IOUTA and IOUTB must adhere the negative and positive voltage compliance range. The positive output compliance range is slightly dependent on the full-scale output current, IOUTFS. The negative output compliance range of -1.0 V is set by the breakdown limits of the CMOS process. Operating beyond this limit will affect the reliability of the SC9788.

DIGITAL INPUTS

The SC9788's digital section consists of 8 input pins and 1 clock pin. Standard positive binary coding applies

to the SC9788's inputs, where the D7 is the most significant bit (MSB) and the D0 is the least significant bit (LSB). The digital interface is implemented using an edge-triggered latch. When the input codes are all 1s, I_{OUTA} will provide a near full-scale current output, I_{OUTFS} . Meanwhile, I_{OUTB} , the complementary output, provides no current. The current output appearing at I_{OUTA} and I_{OUTB} is a function of both the input code and I_{OUTFS} , as expressed in Eq.1 and Eq.2.

DAC TIMING

The SC9788 has been armed with SteadiChips' third generation digital video processing technology. This technology can eliminate more than 80% data latency which is much more sensitive at high-end video applications. To meet the system timing requirement, the SC9788 needs the clock rate two times as high as the input data update rate, please refer to figure 1 for the timing details.

The SC9788 supports clock with duty cycle in wide range, best performance is typically achieved when the input data transitions on the falling edge of a 50% duty cycle clock.

INPUT CLOCK AND DATA TIMING RELATIONSHIP

Since the SC9788 is rising-edge triggered, the relationship between the position of the clock edges and input data transition point affect the dynamic performance. In general, when the input data transition is close to the falling clock edge, optimum performance is achieved.

SLEEP MODE OPERATION

The SC9788 may be powered down by tying the SLEEP pin to AVDD. In this case, the supply current is reduced to less than 1mA typically. A built-in active pull-down circuit guarantees that the SC9788 remains enabled as this SLEEP pin is left disconnected. The SC9788 takes less than 50ns to power down and approximately 250us to power back up.

POWER DISSIPATION

Several factors affect the power dissipation, PD, of the SC9788:

- The power supply voltages (AVDD and DVDD)
- The update rate $f_{\mbox{\tiny CLOCK}}$
- The full-scale current output I_{OUTFS}
- The reconstructed digital input waveform

The power dissipation is directly related the total supply current I_{TOTAL} , which consist of analog supply current, I_{AVDD} , and the digital supply current, I_{DVDD} . I_{AVDD} is directly proportional to I_{OUTFS} and is insensitive to f_{CLOCK} , while, I_{DVDD} is dependent on both the digital input waveform, f_{CLOCK} , and digital supply DVDD.



APPLYING THE SC9788

Output Configurations

Unless otherwise noted, the following sections are assumed that a differential output configuration is used and I_{OUTFS} is set to a nominal 10mA. For any application that allows ac coupling, the RF transformer is recommended to achieve the optimum high-frequency performance, while for applications requiring dc coupling, a differential op amp is recommended.

The SC9788 can be configured as single-ended manner by connecting I_{OUTA} and/or I_{OUTB} to an appropriately sized load resistor, R_{LOAD} , referred to ACOM, This configuration is suitable for a single-supply system requiring a dc-coupled, ground referred output voltage. Alternatively, an amplifier could be configured as an I-V converter, thus converting I_{OUTA} or I_{OUTB} into a negative unipolar voltage. This configuration provides the best dc linearity since I_{OUTA} or I_{OUTB} is maintained at a virtual ground.

Differential Coupling Using a Transformer





Figure 14. Differential Output Using a Transformer

An RF transformer can be used to perform a differential to single-ended signal conversion as shown in Figure 14. By using a good RF transformer, SC9788 may provide excellent rejection of common-mode distortion, also provides electrical isolation and the ability to deliver twice the power to the load. Furthermore, transformers with different impedance ratios may also be used for impedance matching purposes. Note that the transformer provides ac coupling only.

To provide the necessary dc current path for both I_{OUTA} and I_{OUTB} , the center tap on the primary side of the transformer must be connected to ACOM. A differential resistor, R_{DIFF} , may be inserted in applications where the output of the transformer is connected to the load, R_{LOAD} , via a passive reconstructure filter or cable.

Differential Coupling Using an Op Amp



An op amp can also be used to perform a differential to single-ended conversion as shown in Figure 15. Note that the capacitor C_{OPT} forms a real pole in a low-pass filter. Also this capacitor enhances the op amp's distortion performance by preventing the DACs high slewing output from overloading the op amp's input.

Resistor matching is critical in this configuration due to the common-mode rejection reason. In this circuit, the differential op amp circuits configured to provide some additional signal gain and the necessary level shifting required in a single-supply system. The op amp's differential gain, its gain setting resistor values, and full-scale output swing capabilities should all be considered when optimizing this circuit.

Single-Ended, Buffered Voltage Output Configuration




Figure 16. Single-supply DC Differential Coupled Circuit

Figure 16 shows a buffered single-ended output configuration. In this configuration, an op amp performs an I-V conversion on the SC9788 output current. As discussed in the Analog Output section, the op amp maintains I_{OUTA} (or I_{OUTB}) at a virtual ground to achieve the best DAC's INL performance. Although this single-ended configuration typically provides the best dc linearity performance, its ac distortion performance is limited. An improvement in ac distortion performance may result with a reduced I_{OUTFS} since the signal current op amp will be required to sink less signal current.



POWER AND GROUNDING CONSIDERATIONS,

Power Supply Rejection

The PSRR is defined as the ratio of the change in supply voltage to the corresponding change in output voltage. Generally, to minimize PSRR is a crucial requirement in both printed circuit board design and circuit design. Proper grounding and decoupling may greatly reduce the PSRR of a circuit and therefore should be a primary objective in any high-speed, high resolution system. The SC9788 features separate analog and digital supply and ground pins. This provides a flexible manner to optimize the grounding and decoupling in a system. In general AVDD should be decoupled to ACOM as close to the chip as physically possible. Similarly, DVDD, the digital supply, should be decoupled to DCOM as close to the chip as physically possible. For those applications that require a single 3.3V supply for both the analog and digital supplies, a clean analog supply may be generated. The circuit consists of a differential LC filter with separate power supply and return lines. Lower noise can be attained by using low ESR type electrolytic and tantalum capacitors.

The Digital Video Engine

The Digital Video Engine (DVE) that is built in the SC9788 is part of the SteadiChips' Video Enhancement Algorithm (the rest part is carried by SC9287), which is optimized for optical video transmission system. Combining the SC9287 and the SC9788, the algorithm is complete and can fully function. By calibrating the inevitable distortion coming from transmission, the Video Enhancement Algorithm (VEA) may achieve an performance, excellent video especially for amplitude-frequency characteristic and chromaluminance-gain-inequity. The SC9788 can also be used alone or in pair with ADC without DVE, such as SC9280 (ADC without DVE inside). SteadiChips recommend the customers use SC9788, SC9287 and SC6362 together for optimal performance. The SC9788 is compatible with SC9708 in pin configuration except that the SC9788 needs the clock rate two times as high as the SC9708 does.



APPLICATION INFORMATION




Figure 17. Application Schematic



MECHINAL DATA

28-LEAD THIN SHRINK SMALL OUTLINE PACKAGE (TSSOP28)

DIMENSIONS				
DEE		mm		
REF.	MIN.	TYP.	MAX.	
Α	-	-	1.10	
A1	0.02	-	0.150	
A2	0.80	-	1.00	
b	0.19	-	0.30	
С	0.09	-	0.20	
D	9.60	9.70	9.80	
E	6.25	6.40	6.55	
E1	4.30	4.40	4.50	
е	0.65BSC			
К	1°	-	7°	
L	0.50	0.60	0.70	



TSSOP28




Figure 18. TSSOP28 Outline