The ISL91301A is a 4-phase, three output programmable Power Management IC (PMIC) and the ISL91301B is a 4-phase, four output programmable PMIC. They are optimized with highly efficient, synchronous buck converters capable of multiphase and single-phase operations. The devices can deliver 4A per phase continuous output current for 2.8 V to 5.5 V supply voltages or 3 A per phase current for wider 2.5 V to 5.5 V supply voltages. It features four buck controllers and can reconfigure its power stages to these controllers. This flexibility allows seamless design-in for a wide range of applications that require high output power and small solution size.

The ISL91301A and ISL91301B integrate low ON-resistance MOSFETs and programmable PWM frequency, allowing the use of very small external inductors and capacitors. They feature automatic Diode Emulation and Pulse Skipping modes under light-load conditions to further improve efficiency and maximize battery life. The ISL91301A and ISL91301B feature a controller based on the proprietary Renesas R5 technology which provides tight output accuracy and load regulation, ultra-fast transient response, seamless $\mathrm{DCM} / \mathrm{CCM}$ transitions, and requires no external compensation.
In addition to the standard interrupt, chip enable, and watchdog reset functions, the ISL91301A and ISL91301B also feature four MPIOs and two GPIOs capable of supporting SPI, $\mathrm{I}^{2} \mathrm{C}$ communication protocol, and various other pin mode functions.


Figure 1. Dual Phase Efficiency $\left(\mathrm{V}_{\mathrm{OUT}}=1.8 \mathrm{~V}\right)$, Load Sweep (0.1A to 8A)

## Features

- Triple output $2+1+1$ phases (ISL91301A) or quad output single phase (ISL91301B)
- 4 A per phase for the 2.8 V to 5.5 V supply voltage, VIN_SEL = AVIN
- 3 A per phase for the 2.5 V to 5.5 V supply voltage, VIN_SEL = GND
- Small solution size
- High efficiency ( $93 \%$ for $3.8 \mathrm{~V}_{\mathrm{IN}} / 1.8 \mathrm{~V}_{\mathrm{OUT}}$ )
- Low IQ in low power mode
- Proprietary control scheme reduces output capacitor and supports fast load transient (such as $50 \mathrm{~A} / \mu$ s per phase)
$\cdot \pm 0.7 \%$ system accuracy, remote voltage sensing
- Programmable PWM frequency from 2 MHz to 6 MHz
- $I^{2} \mathrm{C}$ programmable output from 0.3 V to 2 V
- Independent Dynamic Voltage Scaling (DVS) for each output
- Soft-start and fault detection (UV, OV, OC, OT), short-circuit protection
- 2.570 mmx 2.919 mm 42 ball WLCSP with 0.4 mm pitch


## Applications

- Smartphones, AR/VR glasses, drones
- Optical transceiver modules
- Artificial Intelligence (AI) processors
- Client/enterprise/data center SSD, NAS


## Related Literature

For a full list of related documents, visit our website

- ISL91301A ISL91301B device pages


Figure 2. Single Phase Efficiency ( $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$ ), Load Sweep (0.1A to 4A)

## Contents

1. Overview ..... 4
1.1 Block Diagram ..... 4
1.2 Typical Application Diagrams ..... 5
1.3 Ordering Information ..... 7
1.4 Pin Configuration ..... 8
1.5 Pin Descriptions ..... 9
1.6 I/O Pin Configuration ..... 10
2. Specifications ..... 11
2.1 Absolute Maximum Ratings ..... 11
2.2 Thermal Information. ..... 11
2.3 Recommended Operating Conditions ..... 11
2.4 Analog Specifications ..... 12
3. Output Configurations ..... 14
4. Typical Performance Curves ..... 16
5. Applications Information ..... 21
5.1 Inductor Selection ..... 21
5.2 Output Capacitor Selection ..... 21
5.3 Input Capacitor Selection. ..... 21
5.4 Dynamic Voltage Scaling (DVS) ..... 22
5.5 Configuring DVS Speed. ..... 24
6. DVS Transition Slew Rate Setting ..... 25
6.1 Output Voltage Setting ..... 25
6.2 Power Sequencing. ..... 25
6.3 Watchdog Time (WDOG_RST Pin) ..... 27
6.4 Interrupt Pin ..... 27
7. Protection Features (FAULTS) ..... 29
7.1 Over-Temperature (OT) Protection ..... 29
7.2 Overcurrent (OC) Protection Mode ..... 29
7.3 Overvoltage (OV) and Undervoltage (UV) Protection ..... 29
8. Serial Communication Interface ..... 30
8.1 SPI Interface ..... 31
$8.2 \quad \mathrm{I}^{2} \mathrm{C}$ Interface. ..... 34
9. Board Layout Recommendations ..... 39
9.1 PCB Layout Summary ..... 40
9.2 PCB Design for WLCSP Recommendations ..... 41
10. Register Address Map ..... 42
11. Register Description by Address ..... 43
12. Revision History ..... 57
13. Package Outline Drawing ..... 59

## 1. Overview

### 1.1 Block Diagram



Figure 3. Block Diagram

### 1.2 Typical Application Diagrams



Figure 4. 2 Phase + 1 Phase + 1 Phase (3A/Phase, VIN_min = 2.5V)


Figure 5. 1 Phase + 1 Phase + 1 Phase + 1 Phase (3A/Phase, VIN_min = 2.5V)


Figure 6. 2 Phase + 1 Phase + 1 Phase (4A/Phase, VIN_min = 2.8V)


Figure 7. 1 Phase + 1 Phase + 1 Phase + 1 Phase (4A/Phase, VIN_min = 2.8V)

### 1.3 Ordering Information

| Part Number (Notes 3, 4) | Part Marking | Temperature Range ( ${ }^{\circ} \mathrm{C}$ ) | Tape and Reel (Units) (Note 2) | Package (RoHS Compliant) | Pkg. Dwg \# |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ISL91301AIIZ-T | 301A | -40 to +85 | 3k | $2.570 \mathrm{~mm} \times 2.919 \mathrm{~mm}$, 42 Ball WLCSP | W6x7.42B |
| ISL91301BIIZ-T | 301B | -40 to +85 | 3k | $2.570 \mathrm{~mm} \times 2.919 \mathrm{~mm}$, 42 Ball WLCSP | W6x7.42B |
| ISL91301AII-H-EV1Z | Evaluation Board (VIN_SEL pin = AVIN, support 4A/phase, Supply Voltage range: $2.8 \mathrm{~V} \sim 5.5 \mathrm{~V}$ ) |  |  |  |  |
| ISL91301AII-L-EV1Z | Evaluation Board (VIN_SEL pin = GND, support 3A/phase, Supply voltage range: $2.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ ) |  |  |  |  |
| ISL91301BII-H-EV1Z | Evaluation Board (VIN_SEL pin = AVIN, support 4A/phase, Supply Voltage range: $2.8 \mathrm{~V} \sim 5.5 \mathrm{~V}$ ) |  |  |  |  |
| ISL91301BII-L-EV1Z | Evaluation Board (VIN_SEL pin = GND, support 3A/phase, Supply voltage range: $2.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ ) |  |  |  |  |

Notes:

1. For additional part options contact your local sales office.
2. See TB347 for details about reel specifications.
3. These Pb -free WLCSP packaged products employ special Pb -free material sets; molding compounds/die attach materials and SnAgCu - e6 solder ball terminals, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Pb -free WLCSP packaged products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J-STD-020.
4. For Moisture Sensitivity Level (MSL), see the ISL91301A and ISL91301B device pages. For more information about MSL, see TB363.

Table 1. Key Differences Between Family of Parts

| Part Number | Pin Configuration | Pitch | Output Configuration | Load Per Phase |
| :---: | :---: | :---: | :---: | :---: |
| ISL91302B | 54 Ball 6x9 WLCSP | 0.4 mm | Single Output (4 + 0 Phase) | 5A |
|  | 54 Ball 6x9 WLCSP | 0.4 mm | Dual Output (3+1 Phase) | 5A |
|  | 54 Ball 6x9 WLCSP | 0.4 mm | Dual Output (2+2 Phase) | 5A |
| ISL91301A | 42 Ball 6x7 WLCSP | 0.4 mm | Triple Output ( $2+1+1$ Phase) | 4A |
| ISL91301B | 42 Ball 6x7 WLCSP | 0.4 mm | Quad Output (1+1+1+1 Phase) | 4A |
| ISL91211A | 54 Ball 6x9 WLCSP | 0.4 mm | Triple Output (2+1+1 Phase) | 5A |
| ISL91211B | 54 Ball 6x9 WLCSP | 0.4 mm | Quad Output (1+1+1+1 Phase) | 5A |
| ISL91212A | 54 Ball 6x9 WLCSP | 0.4 mm | Triple Output (2+1+1 Phase) | 5A |
| ISL91212B | 54 Ball 6x9 WLCSP | 0.4 mm | Quad Output (1+1+1+1 Phase) | 5A |

### 1.4 Pin Configuration

$$
\begin{gathered}
\text { ISL91301A, ISL91301B } \\
42 \text { Ball } 6 \times 7 \text { WLCSP } \\
\text { Top View }
\end{gathered}
$$

Jedec Standard:
Balls Down, A1 Top Left Corner


### 1.5 Pin Descriptions

| Pin Location | Pin Name | Type | Description |
| :---: | :---: | :---: | :---: |
| A1 | PVIN_A | Input | Power supply for Power Stage A |
| A2, B2 | PH_A | Output | Switching node for Power Stage A |
| A3, B3 | PGND_A | Input | Ground connection for Power Stage A |
| A4, B4 | PGND_B | Input | Ground connection for Power Stage A |
| A5, B5 | PH_B | Output | Switching node for Power Stage B |
| A6 | PVIN_B | Input | Power supply for Power Stage B |
| B1 | GPIO0 | Input/Output | $I^{2} \mathrm{C}$ clock |
| B6 | WDOG_RST | Input | Digital input, resets bucks to default output voltage |
| C1 | EN | Input | Master chip enable input, NMOS logic threshold |
| C2 | GPIO1 | Input/Output | $\mathrm{I}^{2} \mathrm{C}$ data |
| C3 | INT | Output | Interrupt line |
| C4 | VIN_SEL | Input | For $2.8 \mathrm{~V} \sim 5.5 \mathrm{~V} \mathrm{~V}_{\text {IN }}$ range, 4 A per phase $\mathrm{I}_{\text {OUT }}$ capability: Tie to AVIN For $2.5 \mathrm{~V} \sim 5.5 \mathrm{~V} \mathrm{~V}_{\text {IN }}$ range, 3 A per phase $\mathrm{I}_{\mathrm{OUT}}$ capability: Tie to GND |
| D1 | VOUT4 | Input | Output voltage sense for Buck4 |
| E1 | RTN4 | Input | Remote ground sense for Buck4 |
| C5 | GND | Input | Analog chip ground |
| C6 | RTN1 | Input | Remote ground sense for Buck1 |
| D2 | RTN3 | Input | Remote ground sense for Buck3 |
| D3 | VOUT3 | Input | Output voltage sense for Buck3 |
| D4 | VOUT2 | Input | Output voltage sense for Buck2 |
| D5 | RTN2 | Input | Remote ground sense for Buck2 |
| D6 | VOUT1 | Input | Remote output voltage sense for Buck1 |
| E2 | AVIN_FILT | Output | Filtered analog supply voltage, 2.5 V to 5.5 V (VIN_SEL tied to GND); 2.8 V to 5.5 V (VIN_SEL tied to AVIN) <br> Place a decoupling capacitor close to the IC |
| E3 | VIO | Input | Supply voltage for digital communications. Nominally connected to 1.8 V supply, can be tied to AVIN . |
| E4 | MPIOO | Input/Output | SPI clock |
| E5 | MPIO1 | Input/Output | $\mathrm{SPI} / 1^{2} \mathrm{C}$ selector. Low $=\mathrm{SPI}$, High $=1^{2} \mathrm{C}$. For more information, see "Serial Communication Interface". |
| E6 | MPIO2 | Input/Output | SPI master out, slave in |
| F1 | AVIN | Input | Analog supply voltage, 2.5 V to 5.5 V (VIN_SEL tied to GND); 2.8 V to 5.5V (VIN_SEL tied to AVIN) |
| F2, G2 | PH_C | Output | Switching node for Power Stage C |
| F3, G3 | PGND_C | Input | Ground connection for Power Stage C |
| F4, G4 | PGND_D | Input | Ground connection for Power Stage D |
| F5, G5 | PH_D | Output | Switching node for Power Stage D |
| F6 | MPIO3 | Input/Output | SPI master in, slave out |
| G1 | PVIN_C | Input | Power supply connection for Power Stage C |
| G6 | PVIN_D | Input | Power supply connection for Power Stage D |

### 1.6 I/O Pin Configuration

The ISL91301A and ISL91301B feature two general purpose pins and four multipurpose I/O pins. MPIO 0-3 are used for SPI and GPIO $0-1$ are used for $\mathrm{I}^{2} \mathrm{C}$ communications in pin mode 0 x 0 . Additional pin modes are available upon request. For more information, contact your local Renesas sales office.

Table 2. I/O Pin Mode

| Pin Mode | MPIOO | MPIO1 | MPIO2 | MPIO3 | GPIOO | GPIO1 | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x0 | SCK | SS_B | MOSI | MISO | SCL | SDA | ${ }^{2} \mathrm{C} / \mathrm{SPI}$ both available |
| 0x1 | SCK | SS_B | MOSI | MISO | EN_A | EN_B | SPI mode with hardware enables for Bucks 1-4 |
| 0x2 | PGOOD1 | PGOOD2 | PGOOD3 | PGOOD4 | SCL | SDA | ${ }^{2} \mathrm{C}$ with individual PGOODs for Bucks 1-4 |
| 0x3 | SCK | SS_B | MOSI | MISO | DVS_PIN_A | DVS_PIN_B | SPI with hardware DVS pins |
| 0x4 | DVS_PIN1 | DVS_PINO | PGOOD1 | PGOOD2 | SCL | SDA | ${ }^{2} \mathrm{C}$ with global DVS mode with PGOOD1 and PGOOD2 |
| 0x5 | DVS1_0 | DVS1_1 | DVS2_0 | DVS2_1 | SCL | SDA | ${ }^{1}{ }^{2} \mathrm{C}$ with full pin controlled DVS for BUCK1/BUCK2 |
| 0x6 | DVS1_0 | DVS1_1 | DVS2_0 | DVS3_0 | SCL | SDA | ${ }^{2} \mathrm{C}$ with full pin controlled DVS for BUCK1 and 1-pin DVS for BUCK2/BUCK3 |
| 0x7 | DVS1_0 | DVS2_0 | DVS3_0 | DVS4_0 | SCL | SDA | ${ }^{2} \mathrm{C}$ w with 1-pin DVS for each buck |
| 0xC | $\begin{gathered} \text { MPIO_- } \\ \text { DATA<0> } \end{gathered}$ | $\begin{gathered} \text { MPIO_- } \\ \text { DATA<1> } \end{gathered}$ | $\begin{gathered} \text { MPIO_ } \\ \text { DATA<2> } \end{gathered}$ | $\begin{array}{\|c} \text { MPIO_ } \\ \text { DATA<3> } \end{array}$ | SCL | SDA | ${ }^{2} \mathrm{C}$ with parallel controllable data lines. |

Table 3. Pin Mode Description

| Name |  |
| :---: | :--- |
| SCK | SPI Clock |
| SS_B | SPI/I ${ }^{2}$ C selector. Low = SPI, High = ${ }^{2}$ $C$. |
| MOSI | SPI Master out, slave in |
| MISO | SPI Master in, slave out |
| I2C_CLK | $I^{2}$ C Clock |
| I2C_SDA | $I^{2}$ C Data |
| PGOOD1, PGOOD2, <br> PGOOD3, PGOOD4 | Four power-good out pins (one per buck) |
| EN_A, EN_B | Two buck enable input pins. A single buck enable pin can enable/disable up to four bucks. A buck's <br> enable/disable can be controlled from only one enable pin (EN_A, EN_B) |
| DVS_A, DVS_B | Two DVS input pins. A single DVS pin can control the DVS voltage for up to four bucks. A buck's DVS <br> voltage can be controlled from only one DVS pin (DVS_A or DVS_B) |
| DVS_PIN1, DVS_PIN0 | DVS look-up table to allow two pin to control up to four buck. |

## 2. Specifications

### 2.1 Absolute Maximum Ratings

| Parameter | Minimum | Maximum | Unit |
| :---: | :---: | :---: | :---: |
| PVIN and AVIN Pins to GND | -0.3 | +6 | V |
| VOUT Pin (BUCKx_VOUTFBDIV[1:0] = 0x00) | -0.3 | +2.0 | V |
| VOUT Pin (BUCKx_VOUTFBDIV[1:0] = 0x01) | -0.3 | +2.4 | V |
| VOUT Pin (BUCKx_VOUTFBDIV[1:0] = 0x02) | -0.3 | +3.0 | V |
| PH to PGND | -0.3 | $+0.3+$ PVIN | V |
| VIO, EN Pins to GND | -0.3 | $+0.3+\mathrm{AVIN}$ | V |
| RTN, GND to PGND | -0.3 | +0.3 | V |
| INT, MPIO, GPIO Pins to GND | -0.3 | $+0.3+\mathrm{VIO}$ | V |
| ESD Rating (Note 5) | Value |  | Unit |
| Human Body Model (Tested per JS-001-2014) | 2 |  | kV |
| Charged Device Model (Tested per JS-002-2014) | 750 |  | V |
| Latch-Up (Tested per JESD78E; Class 2, Level A) | 100 |  | mA |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

## Note:

5. ESD ratings apply to external pins only.

### 2.2 Thermal Information

| Thermal Resistance (Typical) | $\theta_{\text {JA }}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | $\theta_{\text {Jc }}\left({ }^{\circ} \mathbf{C / W}\right)$ |
| :---: | :---: | :---: |
| 42 Ball WLCSP Package $\underline{\text { Notes } 6, ~} 7$ | 42 | 0.5 |

## Notes:

6. $\theta_{\mathrm{JA}}$ is measured in free air with the component mounted on a high-effective thermal conductivity test board with "direct attach" features. See TB379.
7. For $\theta_{\mathrm{JC}}$, the "case temp" location is taken at the package top center.

| Parameter | Minimum | Maximum | Unit |
| :--- | :---: | :---: | :---: |
| Maximum Junction Temperature |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Pb-Free Reflow Profile | See TB493 |  |  |

### 2.3 Recommended Operating Conditions

| Parameter | Minimum | Maximum | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Junction Temperature | -40 | +125 |  |
| Supply Voltage | 2.5 | 5.5 | V |
| AVIN to GND | 2.5 | 5.5 | V |
| PVIN to PGND | 1.7 | AVIN | V |
| VIO Voltage (VIO to GND) | 0 | VIO | V |
| INT, MPIO, GPIO pin to GND |  |  |  |

### 2.4 Analog Specifications

AVIN/PVIN $=3.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1 \mathrm{~V}, \mathrm{~L}=220 \mathrm{nH}$, frequency $=4 \mathrm{MHz}, \mathrm{VIO}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Boldface limits apply across the operating junction temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise noted.

| Parameter | Symbol | Test Conditions | Min (Note 8) | Typ | Max <br> (Note 8) | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Supply |  |  |  |  |  |  |
| Supply Voltage | AVIN/PVIN | VIN_SEL = AVIN | 2.8 |  | 5.5 | V |
|  | AVIN/PVIN | VIN_SEL = PGND | 2.5 |  | 5.5 | V |
| AVIN Supply Current | $\mathrm{I}_{\mathrm{Q}}$ | $\mathrm{EN}=0 \mathrm{~V}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| AVIN + PVINx Supply Current |  | $\mathrm{EN}=0 \mathrm{~V}$ |  | <1 | 6 | $\mu \mathrm{A}$ |
| AVIN + PVINx Supply Current $\mathrm{EN}=\mathrm{AVIN}=\mathrm{PVINx}=3.7 \mathrm{~V}$ |  | All BUCKx_EN[0] = 0x0 |  | 17 |  | $\mu \mathrm{A}$ |
|  |  | BUCK1_EN[0] = 0x1, all other BUCKx_EN[0] = 0x0, not switching DCM operation |  | 82 |  | $\mu \mathrm{A}$ |
|  |  | BUCK2, 3 or 4_EN[0] $=0 \times 1$, all other BUCKx_EN[0] = 0x0, not switching DCM operation |  | 62 |  | $\mu \mathrm{A}$ |
|  |  | BUCK1_EN[0] = 0x1, all other BUCKx_EN[0] = 0x0, not switching, forced CCM operation |  | 1.2 |  | mA |
|  |  | BUCK2, 3 or 4_EN[0] = 0x1, all other BUCKx_EN[0] = 0x0, not switching, forced CCM operation |  | 1 |  | mA |
| AVIN UVLO Rising Threshold | VUVLOR | VIN_SEL = AVIN | 2.80 | 2.86 | 2.95 | V |
| AVIN UVLO Falling Threshold | VUVLOF | VIN_SEL = AVIN | 2.65 | 2.71 | 2.80 | V |
| AVIN UVLO Rising Threshold | VUVLOR | VIN_SEL = PGND | 2.50 | 2.58 | 2.65 | V |
| AVIN UVLO Falling Threshold | VUVLOF | VIN_SEL = PGND | 2.30 | 2.34 | 2.45 | V |
| Buck Regulation |  |  |  |  |  |  |
| Buck Output Voltage Range (Each Output) | $\mathrm{V}_{\text {OUT }}$ | BUCKx_VOUTFBDIV[1:0] $=0 \times 00$ | 0.300 |  | 1.2 | V |
|  |  | BUCKx_VOUTFBDIV[1:0] = 0x01 | 0.375 |  | 1.5 | V |
|  |  | BUCKx_VOUTFBDIV[1:0] = 0x02 | 0.5 |  | 2.0 | V |
| Output Voltage Step Size | $V_{\text {STEP }}$ | 10-bit control, BUCKx_VOUTFBDIV[1:0] = 0x00 |  | 1.2 |  | mV |
|  |  | 10-bit control, BUCKx_VOUTFBDIV[1:0] = 0x01 |  | 1.5 |  | mV |
|  |  | 10-bit control, BUCKx_VOUTFBDIV[1:0] = 0x02 |  | 2.0 |  | mV |
| Output Voltage Accuracy (Note 9) | $\mathrm{V}_{\text {ACC }}$ | CCM, $\mathrm{V}_{\text {OUT }}>0.6 \mathrm{~V}$ | -0.3 |  | 0.3 | \% |
|  |  | $\begin{aligned} & \mathrm{CCM}, \mathrm{~V}_{\text {OUT }}>0.6 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=-10^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | -0.7 |  | 0.7 | \% |
|  |  | CCM, $\mathrm{V}_{\text {OUT }}<0.6 \mathrm{~V}$ | -4 |  | 4 | mV |
|  |  | $\begin{aligned} & \mathrm{CCM}, \mathrm{~V}_{\text {OUT }}<0.6 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=-10^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | -5.5 |  | 5.5 | mV |
| Current Matching | $\mathrm{I}_{\text {MATCH }}$ | $\mathrm{l}_{\text {OUT }}=4 \mathrm{~A}$ per phase in the ISL91301A |  | 10 |  | \% |
| Dynamic Response |  |  |  |  |  |  |
| Boot-Up Time | $\mathrm{V}_{\mathrm{BT}}$ | Delay time from when PVIN, AVIN, and EN are asserted to Buck1 PWM switching. This time includes internal reference startup, OTP load, and Buck controller calibration time. |  | 1.4 |  | ms |

AVIN/PVIN $=3.7 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1 \mathrm{~V}, \mathrm{~L}=220 \mathrm{nH}$, frequency $=4 \mathrm{MHz}, \mathrm{VIO}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Boldface limits apply across the operating junction temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise noted. (Continued)

| Parameter | Symbol | Test Conditions | Min <br> (Note 8) | Typ | Max <br> (Note 8) | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dynamic Voltage Scaling (Output Slew Rate) | $\mathrm{V}_{\text {DVS }}$ | $2.5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V}, 3 \mathrm{mV} / \mu \mathrm{s}$ | -15 |  | 15 | \% |
| Frequency |  |  |  |  |  |  |
| Switching Frequency (CCM) | $\mathrm{f}_{\text {SW }}$ |  |  | 4 |  | MHz |
| CCM Frequency Tolerance | $\mathrm{f}_{\text {SW_TOL }}$ |  | -15 |  | 15 | \% |
| Power Stage |  |  |  |  |  |  |
| Buck Output Current (Each Phase) |  | $2.8 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V}, \mathrm{VIN}$-SEL $=$ AVIN |  |  | 4 | A |
|  |  | $2.5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V}, \mathrm{VIN}$-SEL = GND |  |  | 3 | A |
| High-Side Switch ON-Resistance | $\mathrm{r}_{\text {DS(ON) }}$ | Conditions: $\mathrm{PVIN}=3.7 \mathrm{~V}$, current $=300 \mathrm{~mA}$ |  | 55 |  | $\mathrm{m} \Omega$ |
| Low-Side Switch ON-Resistance | $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ | Conditions: $\mathrm{PVIN}=3.7 \mathrm{~V}$, current $=300 \mathrm{~mA}$ |  | 14 |  | $\mathrm{m} \Omega$ |
| MPIO/GPIO |  |  |  |  |  |  |
| MPIO/GPIO Operating Conditions |  |  |  |  |  |  |
| Allowable Range of Supply for Operation | VIO |  | 1.7 | 1.8 | AVIN | V |
| Chip Enable Logic Threshold Level |  |  |  |  |  |  |
| Low-Level Input Voltage Range | $\mathrm{V}_{\text {IL }}$ |  |  |  | 0.5 | V |
| High-Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 1.35 |  |  | V |
| MPIO/GPIO Logic Threshold Levels |  |  |  |  |  |  |
| Low-Level Input Voltage Range | $\mathrm{V}_{\text {IL }}$ |  |  |  | 0.25 * $\mathrm{V}_{\text {IO }}$ | V |
| High-Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 0.75 * $\mathrm{V}_{10}$ |  |  | V |
| Hysteresis On Input | $\mathrm{V}_{\mathrm{HYS}}$ |  | 0.1 * $\mathrm{V}_{10}$ |  |  | V |
| Low-Level Output | $\mathrm{V}_{\text {OL }}$ | 1 mA |  |  | 0.4 | V |
| High-Level Output | $\mathrm{V}_{\mathrm{OH}}$ | 1 mA (250رA for 20\% drive configuration) | $\mathrm{V}_{10}-0.4$ |  |  | V |
| Serial Interfaces |  |  |  |  |  |  |
| $1^{2} \mathrm{C}$ Frequency Capability | $\mathrm{f}_{12 \mathrm{C}}$ |  |  |  | 3.4 | MHz |
| SPI Frequency Capability | $\mathrm{f}_{\text {SPI }}$ |  |  | 26 |  | MHz |
| Protection |  |  |  |  |  |  |
| HSD Current Limit | ILIMIT | $\begin{aligned} & 2.5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V} \text { ISL91301A Phase } \mathrm{D}, \\ & \mathrm{OC}=10 \mathrm{~A} \end{aligned}$ | -10 |  | 10 | \% |
|  |  | $\begin{aligned} & 2.5 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<5.5 \mathrm{~V} \text { ISL91301A Phase A, B, } \\ & \mathrm{OC}=6 \mathrm{~A} \end{aligned}$ | -10 |  | 10 | \% |
|  |  | $\begin{aligned} & 2.5 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<5.5 \mathrm{~V} \text { ISL91301B Phase } \mathrm{A}, \mathrm{~B}, \mathrm{C}, \mathrm{D}, \\ & \mathrm{OC}=6 \mathrm{~A} \end{aligned}$ | -10 |  | 10 | \% |
| Output UVP Threshold Accuracy | $\mathrm{V}_{\text {UVP }}$ | Thresholds: -250mV | -35 |  | 35 | mV |
| Output OVP Threshold Accuracy | $V_{\text {OVP }}$ | Thresholds: +250 mV | -35 |  | 35 | mV |
| Thermal Shutdown Threshold | $\mathrm{T}_{\text {SPS }}$ | $2.5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V}$ | 143 |  | 162 | ${ }^{\circ} \mathrm{C}$ |
|  |  | Hysteresis |  | 55 |  | ${ }^{\circ} \mathrm{C}$ |

## Notes:

8. Parameters with MIN and/or MAX limits established by test, characterization, and/or design.
9. $\mathrm{V}_{\text {OUT }}$ feedback divider ratio equals 1 (BUCKx_VOUTFBDIV[1:0] $=0 \times 00$ ).

## 3. Output Configurations

Table 4. Output Configuration


Table 4. Output Configuration (Continued)


## 4. Typical Performance Curves

Unless otherwise noted, operating conditions are: $\mathrm{V}_{\mathrm{IN}}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1 \mathrm{~V}$, VIO and Enable $=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{SW}}=4 \mathrm{MHz}, 2+1+1$ configuration, $L=220 n H$ per phase, $S W 1: C_{O U T}=2 \times 22 \mu \mathrm{~F}+2 \times 4.3 \mu \mathrm{~F}+4 \times 1 \mu \mathrm{~F}, \mathrm{SW} 2-3: \mathrm{C}_{\mathrm{OUT}}=1 \times 22 \mu \mathrm{~F}+4 \times 4.3 \mu \mathrm{~F}$.


Figure 8. Dual-Phase Efficiency ( $\mathrm{V}_{\mathrm{OUT}}=0.6 \mathrm{~V}$ ), Continuous Load Sweep (0.1A to 8A)


Figure 10. Dual-Phase Efficiency ( $\mathrm{V}_{\text {OUT }}=1.1 \mathrm{~V}$ ), Continuous Load Sweep (0.1A to 8A)


Figure 12. Single-Phase Efficiency ( $\mathrm{V}_{\mathrm{OUT}}=0.9 \mathrm{~V}$ ), Continuous Load Sweep (0.1A to 4A)


Figure 9. Dual-Phase Efficiency ( $\mathrm{V}_{\text {OUT }}=0.9 \mathrm{~V}$ ), Continuous Load Sweep (0.1A to 8A)


Figure 11. Single-Phase Efficiency ( $\mathrm{V}_{\mathrm{OUT}}=0.6 \mathrm{~V}$ ), Continuous Load Sweep (0.1A to 4A)


Figure 13. Single-Phase Efficiency ( $\mathrm{V}_{\mathrm{OUT}}=1.1 \mathrm{~V}$ ), Continuous Load Sweep (0.1A to 4A)

Unless otherwise noted, operating conditions are: $\mathrm{V}_{\mathrm{IN}}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1 \mathrm{~V}, \mathrm{VIO}$ and Enable $=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{SW}}=4 \mathrm{MHz}, 2+1+1$ configuration, $L=220 \mathrm{nH}$ per phase, $\mathrm{SW} 1: \mathrm{C}_{\mathrm{OUT}}=2 \times 22 \mu \mathrm{~F}+2 \mathrm{x} 4.3 \mu \mathrm{~F}+4 \mathrm{x} 1 \mu \mathrm{~F}, \mathrm{SW} 2-3$ : $\mathrm{C}_{\mathrm{OUT}}=1 \times 22 \mu \mathrm{~F}+4 \times 4.3 \mu \mathrm{~F}$. (Continued)


Load Step Slew Rate: 50A/ $\mu \mathrm{s}, 0.1 \mathrm{~A}$ to 8 A
220nH Inductor (Cyntec PIFE25201T-R22MS)
$4 \times 22 \mu \mathrm{~F}$ Capacitor ( 06036.3 V Murata)
$2 \times 4.3 \mu \mathrm{~F}$ Capacitor ( 0402 Low ESL Murata)
$4 \times 1 \mu \mathrm{~F}$ Capacitor ( 0204 Taiyo Yuden)
Figure 14. Dual-Phase Load Transient (8A/160ns)


Figure 16. Dual-Phase Line Transient, $\mathrm{V}_{\mathrm{OUT}}=1 \mathrm{~V}$, $\mathrm{V}_{\mathrm{IN}}=3.1 \mathrm{~V}$ to 4.8 V , $\mathrm{Load}=8 \mathrm{~A}, \mathrm{TR}$ and $\mathrm{TF}=15 \mu \mathrm{~s}$


Figure 18. 0.5 V to 1.1 V DVS $(\mathrm{A})$, $\operatorname{Load}=4 \mathrm{~A}$,

$$
\text { Slew Rate }=3 \mathrm{mV} / \mathrm{us}, \mathrm{C} 1-\mathrm{V}_{\mathrm{OUT}}, \mathrm{C} 2-\mathrm{I}_{\mathrm{LX} 1}, \mathrm{C} 3-\mathrm{I}_{\mathrm{LX} 2},
$$



Load Step Slew Rate: 25A/ $\mu \mathrm{s}$, 0.1A to 4A
220nH Inductor (Cyntec PIFE25201T-R22MS)
$2 \times 22 \mu \mathrm{~F}$ Capacitor ( 0603 6.3V Murata)
$2 \times 4.3 \mu \mathrm{~F}$ Capacitor ( 0402 Low ESL Murata)
Figure 15. Single-Phase Transient (4A/160ns)


Figure 17. Single-Phase Line Transient, $\mathrm{V}_{\mathrm{OUT}}=1 \mathrm{~V}$, $V_{\text {IN }}=3.1$ to 4.8 V , Load $=4 \mathrm{~A}, \mathrm{TR}$ and $T F=15 \mu \mathrm{~s}$


Figure 19. 0.5 V to 1.1 V DVS (B), $\mathrm{LOAD}=4 \mathrm{~A}$, Slew Rate $=3 \mathrm{mV} / \mu \mathrm{s}, \mathrm{C} 1-\mathrm{V}_{\mathrm{OUT}}, \mathrm{C} 2-\mathrm{I}_{\mathrm{LX} 1}, \mathrm{C} 3-\mathrm{I}_{\mathrm{LX} 2}$, C4-DVS Command

Unless otherwise noted, operating conditions are: $\mathrm{V}_{\mathrm{IN}}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1 \mathrm{~V}, \mathrm{VIO}$ and Enable $=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{SW}}=4 \mathrm{MHz}, 2+1+1$ configuration, $L=220 \mathrm{nH}$ per phase, $\mathrm{SW} 1: \mathrm{C}_{\mathrm{OUT}}=2 \times 22 \mu \mathrm{~F}+2 \mathrm{x} 4.3 \mu \mathrm{~F}+4 \mathrm{x} 1 \mu \mathrm{~F}, \mathrm{SW} 2-3$ : $\mathrm{C}_{\mathrm{OUT}}=1 \times 22 \mu \mathrm{~F}+4 \times 4.3 \mu \mathrm{~F}$. (Continued)


Figure 20. ISL91301A Startup by EN, VOUT1, 2, 3 = 0.9V


Figure 21. ISL91301A Shutdown by EN, VOUT1, 2, 3 = 0.9V


Figure 22. ISL91301B Startup by EN, VOUT1, 2, 3, 4 = 0.9V


Figure 24. Dual-Phase, $\mathrm{V}_{\mathrm{OUT}}$ vs $\mathrm{V}_{\mathrm{IN}}$ (10mA to 8A)


Figure 23. ISL91301B Shutdown by EN, VOUT1, 2, 3, $4=0.9 \mathrm{~V}$


Figure 25. Single-Phase, $\mathrm{V}_{\text {OUT }}$ vs $\mathrm{V}_{\text {IN }}(10 \mathrm{~mA}$ to 4 A$)$

Unless otherwise noted, operating conditions are: $\mathrm{V}_{\mathrm{IN}}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1 \mathrm{~V}, \mathrm{VIO}$ and Enable $=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{SW}}=4 \mathrm{MHz}, 2+1+1$ configuration, $L=220 \mathrm{nH}$ per phase, SW 1 : $\mathrm{C}_{\mathrm{OUT}}=2 \times 22 \mu \mathrm{~F}+2 \mathrm{x} 4.3 \mu \mathrm{~F}+4 \mathrm{x} 1 \mu \mathrm{~F}, \mathrm{SW} 2-3$ : $\mathrm{C}_{\mathrm{OUT}}=1 \times 22 \mu \mathrm{~F}+4 \times 4.3 \mu \mathrm{~F}$. (Continued)


Figure 26. Dual-Phase, $\mathrm{V}_{\text {OUT }}$ vs Load (1mA to 8A)


Figure 27. Single-Phase, $\mathrm{V}_{\text {OUT }}$ vs Load (1mA to 4A)


Figure 28. Dual-Phase Forced CCM, $\mathrm{V}_{\text {OUT }}$ vs Temperature $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$


Figure 29. Shutdown Current vs $\mathrm{V}_{\mathrm{IN}}$


Figure 30. Quiescent Current (All Bucks Off) vs $\mathrm{V}_{\mathrm{IN}}$

Unless otherwise noted, operating conditions are: $\mathrm{V}_{\mathrm{IN}}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1 \mathrm{~V}$, VIO and Enable $=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{SW}}=4 \mathrm{MHz}, 2+1+1$ configuration, $L=220 \mathrm{nH}$ per phase, SW 1 : $\mathrm{C}_{\mathrm{OUT}}=2 \times 22 \mu \mathrm{~F}+2 \mathrm{x} 4.3 \mu \mathrm{~F}+4 \mathrm{x} 1 \mu \mathrm{~F}, \mathrm{SW} 2-3$ : $\mathrm{C}_{\mathrm{OUT}}=1 \times 22 \mu \mathrm{~F}+4 \times 4.3 \mu \mathrm{~F}$. (Continued)


Figure 31. Single-Phase PVIN/AVIN Current (PWM Switching) vs $\mathrm{V}_{\mathrm{IN}}$


Figure 32. Single-Phase PVIN/AVIN Current (PFM Switching) vs $V_{I N}$

## 5. Applications Information

### 5.1 Inductor Selection

The ISL91301A and ISL91301B are high performance PMICs with integrated synchronous buck converters that can deliver up to 4 A of continuous current per phase at 0.3 V to 2 V regulated voltage. The ISL91301B is designed to operate with up to four single phases ( $1+1+1+1$ configuration), and the ISL91301A is designed to work with two single phases and one dual phase ( $2+1+1$ configuration) at an optimized switching frequency of $2 \mathrm{MHz} \sim 4 \mathrm{MHz}$. For support relating to a switching frequency of 6 MHz , contact your local Renesas sales office. In the dual phase configuration, each channel requires an inductor of equal value and should be capable of delivering the maximum load divided by two.

Table 5. Recommended Output Inductors

| Manufacturer | Part Number | L x W x H (mm) | Value (nH) | DCR m $\boldsymbol{m}$ (Typ) | ISAT (Typ) |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Cyntec | HMLB25201T | $2.5 \times 2.0 \times 1.0$ | 220 | 9.4 | 7.0 |
| Taiyo Yuden | MAKK2520HR22M | $2.5 \times 2.0 \times 1.0$ | 220 | 16 | 8.5 |
| Cyntec | HTTN2016T | $2.0 \times 1.6 \times 1.0$ | 220 | 13 | 7.2 |
| Murata | DFE2016E | $2.0 \times 1.6 \times 1.0$ | 240 | 16 | 7.0 |
| Coilcraft | XEL4020-561ME | $4.0 \times 4.0 \times 2.0$ | 560 | 8.0 | 11.3 |

### 5.2 Output Capacitor Selection

Output capacitors are needed to filter square voltage at the phase node into a regulated output voltage. The amount of output capacitance required is based on the maximum load step, the slew rate of the load step, and the maximum allowable voltage regulation tolerance during the transient. The amount of ripple voltage at the output capacitor is also a design constraint; the total peak-to-peak ripple voltages produced from the output capacitor is equal to its ESR, multiplied by the worst case inductor ripple current.

Use ceramic capacitors due to their low ESR and ESL properties. Make sure to select X7R or X5R type capacitors and account for DC bias effects. A wide range of output capacitor values can be used.

Table 6. Recommended Output Capacitors

| Manufacturer | Part Number | Case Size | Value ( $\boldsymbol{\mu F}$ ) | Voltage (V) |
| :--- | :--- | :---: | :---: | :---: |
| TDK | C1608X5R1A226M080AC | 0603 | 22 | 10 |
| TDK | C0510X6S0G105M030AC | 0204 | 1 | 4 |
| Murata | LLD154R60G435ME01 | 0402 | 4.3 | 4 |
| Murata | LLL1U4R60G435ME22 | 0204 | 4.3 | 4 |

### 5.3 Input Capacitor Selection

Ceramic input capacitors source the AC component of the input current flowing into the high-side MOSFETs.
Place them as close to the IC as possible. A $10 \mu \mathrm{~F}$ local decoupling capacitor is recommended for each phase PVIN. If long wires are used to bring power to the IC, use additional "bulk" capacitors between $\mathrm{C}_{\text {IN }}$ and the battery/power supply to dampen ringing and overshoot at start-up.
Internal analog reference circuits also require additional filtering at the AVIN_FILT pin.
Table 7. Recommended Input Capacitors

| Manufacturer | Part Number | Case Size | Value ( $\boldsymbol{\mu F}$ ) | VoIt (V) | Input |
| :--- | :--- | :---: | :---: | :---: | :---: |
| TDK Corp | CGB2A1X5R1A105M033BC | 0402 | 1 | 10 | AVIN_FILT |
| Kemet | C0402C104K8RACTU | 0402 | 0.1 | 10 | AVIN_FILT |
| Samsung | CL05A10MP5NUNC | 0402 | 10 | 10 | PVIN |

### 5.4 Dynamic Voltage Scaling (DVS)

The ISL91301A and ISL91301B has several options to achieve Dynamic Voltage Scaling (DVS). Each buck controller has four independently programmable voltage settings that can set the output voltage. The settings are DVS0, DVS1, DVS2, and DVS3. By changing the DVS number selected, the corresponding output voltage is selected. The two methods to select the DVS are:
Method 1) Use internal registers to select DVS by writing to the BUCKx_DVSSELECT[1:0] bits in the BUCKx_DVSSEL register for each respective buck using SPI or $\mathrm{I}^{2} \mathrm{C}$.
To use this method, the BUCKx_DVSCTRL[0] bit has to be set to " $0 x 0$ " for the corresponding buck. The BUCKx_DVSSELECT[1:0] setting allows you to switch between the four different DVS settings, each of which corresponds to a set of DVS registers holding the DVS information.

For example, DVS0 corresponds to BUCKx_DVS0VOUT92[7:0] and BUCKx_DVS0VOUT10[1:0]. The two register values combined represent the complete 10-bit DAC code for DVS0.

Table 8. DVS Method Selection

| BUCKx_DVSCTRL[0] |  |
| :---: | :--- |
| $0 \times 0$ | Use BUCKx_DVSSELECT[1:0] to select active DVS configuration |
| $0 \times 1$ | Use DVS pin(s) to control DVS selection |

Table 9. DVS Pointers

| BUCKx_DVSSELECT[1:0] | Active DVS for BUCKx |
| :---: | :---: |
| $0 \times 0$ | DVS0 |
| $0 \times 1$ | DVS1 |
| $0 \times 2$ | DVS2 |
| $0 \times 3$ | DVS3 |

Each output voltage is set writing a 10-bit word to DVS Configuration 1 (BUCKx_DVS0CFG1 register) and DVS Configuration 0 (BUCKx_DVS0CFG0 register) in each buck. Configuration 1 holds the most significant eight bits and Configuration 0 holds the last two bits of the 10 -bit word. The output voltage does not change until the LSB register has been written. Table 10 shows the relationship between the DVS word and VOUT.

Table 10. 10-Bit DVS Code to Voltage Translation

| FBDIV | $\mathbf{1 . 0}$ | $\mathbf{0 . 8}$ | $\mathbf{0 . 6}$ |
| :---: | :---: | :---: | :---: |
| DAC [9:0] | $\mathbf{V}_{\text {OUT }}(\mathbf{V})$ | $\mathbf{V}_{\text {OUT }}(\mathbf{V})$ | $\mathbf{V}_{\text {OUT }}(\mathbf{V})$ |
| $0 \times 000$ | 0.0000 | 0.0000 | 0.0000 |
| $0 \times 001$ | 0.0012 | 0.0015 | 0.0020 |
| $\ldots$ |  |  | 1.0288 |
| $0 \times 200$ | 0.6173 | 0.7716 | 1.0308 |
| $0 \times 201$ | 0.6185 | 0.7731 |  |
| $\ldots$ |  |  | 1.9983 |
| $0 \times 3$ E5 | 1.199 | 1.4988 |  |

Method 2) Use the GPIO/MPIO pins to configure DVS. There are five variations depending on the IO_PINMODE register setting. See Table 2 for information about the variations.

Note: To use DVS with the GPIO/MPIO pins, IO_PINMODE must be OTP programmed before a startup boot sequence is initiated. On-the-fly programming is not recommended for the following configurations.
(i) IO_PINMODE $=0 \times 3$ : SPI with multiple buck DVS pins.

| MPIO0 | MPIO1 | MPIO2 | MPIO3 | GPIO0 | GPIO1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SCK | SS_B | MOSI | MISO | DVS_A | DVS_B |

BUCKx_DVSPIN_CFG[1:0] bits in BUCKx_SHUTDN_DLY registers maps the particular buck DVS to DVS_x GPIO pin. Same pin can be used to control DVS for all buck controllers. BUCKx_DVSCTRL[0] should be OTP programmed high before the startup sequence. The active DVS follows the DVS_x pin logic for the respective buck. See Table 11 for more information.

Table 11.

| BUCKx_DVSPIN_CFG[1:0] | Function |  |
| :---: | :---: | :---: |
| $0 \times 0$ | DVS_A pin | Active DVS for BUCKx |
|  | 0 | DVS0 |
|  | 1 | DVS1 |
| $0 \times 1$ | DVS_B pin | Active DVS for BUCKx |
|  | 0 | DVS0 |
|  | $0 \times 2$ | 1 |
| DVS1 |  |  |
| $0 \times 3$ | BUCKx DVS0 pointer follows 12 C/SPI programmed register setting. |  |

(ii) IO_PINMODE $=0 \times 4: I^{2} \mathrm{C}$ with Global DVS and PGOOD pins

| MPIO0 | MPIO1 | MPIO2 | MPIO3 | GPIO0 | GPIO1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DVS_PIN1 | DVS_PIN0 | PGOOD1 | PGOOD2 | I2C_CLK | I2C_SDA |

The BUCKx_DVSPIN_CTRL[1:0] bits in the BUCKx_DVSCFG register in combination with the DVS_PIN1 and DVS_PIN2 set the active DVS for the respective BUCK. See Table 12 for more information. BUCKx_DVSCTRL[0] should be OTP programmed high before the startup sequence.

Table 12. Global DVS Pin Logic

| BUCKx_DVSPIN_CTRL[1:0] | DVS_PIN1 | DVS_PIN0 | Active DVS |
| :---: | :---: | :---: | :---: |
| 0x0 | X | X | DVS0 |
| 0x1 | X | 0 | DVS0 |
|  | X | 1 | DVS1 |
| 0x2 | 0 | X | DVS0 |
|  | 1 | X | DVS2 |
| 0x3 | 0 | 0 | DVS0 |
|  | 0 | 1 | DVS1 |
|  | 1 | 0 | DVS2 |
|  | 1 | 1 | DVS3 |

Note: The ' $X$ ' indicates that either a 0 or 1 is acceptable.
(iii) IO_PINMODE $=0 \times 5: \mathrm{I}^{2} \mathrm{C}$ with two DVS pins for Buck1 and two DVS pins for Buck2

| MPIO0 | MPIO1 | MPIO2 | MPIO3 | GPIO0 | GPIO1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BUCK1_DVS0 | BUCK1_DVS1 | BUCK2_DVS0 | BUCK2_DVS1 | I2C_CLK | I2C_SDA |

The active DVS is selected based on the combined BUCKx_DVS0 and BUCKx_DVS1 input pin logic. See Table 13 for more information. BUCKx_DVSCTRL[0] should be OTP programmed high before the startup sequence.

Table 13. Active DVS for 2 DVS Pins Configuration

| BUCKx_DVS1 | BUCKx_DVS0 | Active DVS for BUCKx |
| :---: | :---: | :---: |
| 0 | 0 | DVS0 |
| 0 | 1 | DVS1 |
| 1 | 0 | DVS2 |
| 1 | 1 | DVS3 |

(iv) IO_PINMODE $=0 \times 6: I^{2} \mathrm{C}$ with full 2-pin DVS control for Buck1 and 1-pin DVS control for Buck2 and Buck3.

| MPIO0 | MPIO1 | MPIO2 | MPIO3 | GPIO0 | GPIO1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BUCK1_DVS0 | BUCK1_DVS1 | BUCK2_DVS0 | BUCK3_DVS0 | I2C_CLK | I2C_SDA |

BUCKx_DVSCTRL[0] should be OTP programmed high before the startup sequence. BUCK1_DVS0 and
BUCK1_DVS0 follow the same active DVS table as in IO_PINMODE $=0 \times 5$. See Table 13 for more information.
Table 14. Active DVS for 1 DVS Pin Configuration

| BUCKx_DVS1 | BUCKx_DVS0 | Active DVS for BUCKx |
| :---: | :---: | :---: |
| 0 | 0 | DVS0 |
| 0 | 1 | DVS1 |

(v) IO_PINMODE $=0 \times 7: I^{2} \mathrm{C}$ with 1 pin DVS control for each buck.

| MPIO0 | MPIO1 | MPIO2 | MPIO3 | GPIO0 | GPIO1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BUCK1_DVS0 | BUCK2_DVS0 | BUCK3_DVS0 | BUCK4_DVS0 | 12C_CLK | I2C_SDA |

BUCKx_DVSCTRL[0] should be OTP programmed high before the startup sequence. BUCKx_DVS0 follows the same active DVS table for 1 DVS pin configuration as in IO_PINMODE $=0 \times 6$. See Table 14 for more information.

### 5.5 Configuring DVS Speed

### 5.5.1 Power-Up and Shutdown Slew Rate Setting

The BUCKx_RSPPUP[2:0] bits in the BUCKx_RSPCFG0 register set the slew rates (DVS speed) in BUCKx only during $\mathrm{V}_{\text {OUTx }}$ power-up. Similarly, the BUCKx_RSPPDN[2:0] bits in the BUCKx_RSPCFG0 register set the slew rates in BUCKx during normal $\mathrm{V}_{\text {OUTx }}$ shutdown. The achievable slew rates vary with different FBDIV settings (factory OTP programmed). For more details, see Register "BUCK1_RSPCFG0".

## 6. DVS Transition Slew Rate Setting

The BUCKx_RSPUP[2:0] and BUCKx_RSPDN[2:0] bits in the BUCKx_RSPCFG1 register set the slew rates (DVS speed) in BUCKx during normal DVS transition. The achievable slew rates will vary with different FBDIV settings (factory OTP programmed). For more details, see Register "BUCK1_RSPCFG1".

### 6.1 Output Voltage Setting

Each output voltage is set by writing a 10-bit word to DVS Configuration 1 (BUCKx_DVS0CFG1 register) and DVS Configuration 0 (BUCKx_DVS0CFG0 register) in each buck. Configuration 1 holds the MSB and Configuration 0 holds the last two bits of the 10 -bit word. The output voltage does not change until the LSB register is written. "BUCK1_DVS0CFG1" shows the relationship between the DVS word and V ${ }_{\text {OUT }}$.

### 6.2 Power Sequencing

When the master chip Enable (EN) pin is brought above an NMOS threshold, the ISL91301A and ISL91301B powers up its key biasing circuits, loads the OTP configuration registers, and performs one of the following actions based on the preprogrammed OTP setting:

## - Manual buck start-up:

Program the internal IO_BUCKx_EN bits to " 1 " from $I^{2} \mathrm{C} /$ SPI to enable the respective buck. When IO_PINMODE $=0 \times 1$, the EN_A and EN_B pins can also be used to enable the respective bucks. If using this pin mode, the internal IO_BUCKx_EN bits should be set high in OTP. The slew rate of each buck during its soft-start is specified by the BUCKx_RSPPUP[2:0] bits.
Note: The programmable delay ( 1 ms to 63 ms ) using BUCKx_EN_DLY[5:0] is not used for Manual Buck startup.

## - Auto Buck start-up from master chip enable pin:

Run a predetermined startup sequence for the buck outputs as soon as BOOT is complete. The slew rate of each buck during its soft-start is specified in BUCKx_RSPPUP[2:0].

Figure 33 provides an example of power-up configuration. The master chip enable pin (EN) transitions from 0 to 1 and OTP is loaded for 1.4 ms . After initial 1.4 ms boot interval, the buck output start-up sequence begins. BUCK1_EN_DLY is set for 0 ms , BUCK2_EN_DLY is set for 1 ms , BUCK3_EN_DLY is set for 2 ms , and BUCK3_EN_DLY is set for 3 ms .


Figure 33. Master Chip Enable Power-Up Example

The buck outputs can also be programmed to execute a controlled shutdown in two ways:

## - Manual Buck power-down:

Program the internal IO_BUCKx_EN bit to " 0 " through $\mathrm{I}^{2} \mathrm{C} / \mathrm{SPI}$ or lower the Buck Enable pin (EN_A and EN_B when IO_PINMODE $=\overline{0} \times 1$ ). The manual method can be used to power down a specific buck (with a controlled slew rate) while keeping the rest of the chip alive.
Note: The programmable ( 0 ms to 63 ms ) delay from BUCKx_SHUTDN_DLY[5:0] is not used for manual buck power-down.

- Auto Buck power-down from master chip enable pin:

When the master chip Enable pin (EN) is brought below the falling threshold of the comparator, the Bucks are ramped down at a controlled rate using preprogrammed delays. The bias circuits then power down, forcing the chip into shutdown. The slew rate of each buck during its power-down (down to $\sim 250 \mathrm{mV}$ ) is specified in BUCKx_RSPPDN[2:0].
Figure 34 provides an example of power-down configurability. The master chip enable pin (EN) transitions from logic 1 to 0. In the Figure 34 example, BUCK1_SHUTDN_DLY is set for 1 ms , BUCK2_SHUTDN_DLY is set for 1 ms , BUCK3_SHUTDN_DLY is set for 1 ms , and BUCK $\overline{4}$ _SHUTDN_DLY is set for 1 ms .


Figure 34. Auto Chip Power-Down Example
The actual slew rate that each buck ramps down to is specified by the register "BUCKx_RSPPDN". The default slew rate for each buck discharging during power-down sequence is $3 \mathrm{mV} / \mu \mathrm{s}$. This slew rate is controlled until the output voltage is $\sim 250 \mathrm{mV}$. Below 250 mV , there are two output voltage decay options:
Option 1: If the disable event for a buck output is the master chip enable pin (EN) falling below its logic high threshold, then when the output falls below 250 mV , the output voltage decay is dictated by the system load passively discharging the buck output capacitance. PULL_DOWN_DISCHARGE bit per the BUCK2_CFG2 register is not used in this method.

Option 2: If the disable event for a buck output is the master chip enable pin (EN) remaining high and the enable register bit (IO_BUCKx_EN) transitioning form a logic 1 to a logic 0, then PULL_DOWN_DISCHARGE bit per the BUCK2_CFG2 register is used enabling an internal weak pull down.
Note: The weak pull-down can be disabled (using factory OTP).


Figure 35. Buck Disable Waveform

### 6.3 Watchdog Time (WDOG_RST Pin)

The ISL91301A and ISL91301B implement a watchdog function that allows the output voltages to return to a safe OTP default when communication to the processor host is lost. This is determined by monitoring the state of the WDOG_RST pin. If the pin goes low for more than $t_{\text {DEBOUNCE }}$, the default voltages from OTP are restored.
All four bucks respond to the WDOG_RST pin. The polarity of the WDOG_RST pin is programmable to active low.

Table 15. WDOG_RST Function

| Action |  |
| :--- | :--- |
| At Boot Up | DVS registers are loaded with values stored in OTP |
| After Debounce Time | Restore selected output voltages to their original values stored in OTP (DVSO) and slew the buck <br> outputs to that voltage |

Total recovery time for the buck is the sum of the $t_{\text {SLEW }}$ and $t_{\text {DEBOUNCE }}$. The WDOG_RST pin resets the ISL91301A and ISL91301B buck outputs to the target voltage set by DVS0, which resides in the BUCKx_DVS0CFG1 and BUCKx_DVS0CFG0 registers. $\mathrm{t}_{\text {SLEW }}$ is determined by the default output voltage divided by $3 \mathrm{mV} / \mu \mathrm{s}$, while $\mathrm{t}_{\text {DEBOUNCE }}$ is set at 10 ms .


Figure 36. Watchdog Timer Example Case

### 6.4 Interrupt Pin

The ISL91301A and ISL91301B can alert the host when a warning or a fault has occurred through an IRQ interrupt request signal with configurable masking options that is connected to a configurable interrupt (INT) pin. The interrupt pin can be programmed to be active high, active low, an open drain, or a CMOS output.


Figure 37. Interrupt Tree

## 7. Protection Features (FAULTS)

The ISL91301A and ISL91301B have Overcurrent (OC), Overvoltage (OV), Undervoltage (UV), and Over-Temperature (OT) protection features.

### 7.1 Over-Temperature (OT) Protection

The OT protection circuit continuously monitors the chip's die temperature and raises a fault when the temperature exceeds $+150^{\circ} \mathrm{C}$. By default, when the OT fault occurs, all the buck converters shut down and are re-enabled when the OT fault deasserts. Hysteresis enables the circuit to clear the fault once the temperature is below a predefined safe temperature. Hysteresis is hard coded as the difference between $+95^{\circ} \mathrm{C}$ and $+150^{\circ} \mathrm{C}$.

### 7.2 Overcurrent (OC) Protection Mode

The OC protection block has a current comparator that compares the load current through the high-side power FET with the reference current level through a replica device. After R-C delay filtering and/or cycle detection filtering, the output of the OC protection block goes to the fault detection block, which makes the decision to disable the buck and latch the power-stage into high impedance mode. The digital core periodically re-enables the buck to detect if the fault has cleared.

### 7.3 Overvoltage (OV) and Undervoltage (UV) Protection

The ISL91301A and ISL91301B protect against output overvoltage and undervoltage fault conditions. The OV/UV protection circuitry has low power comparators configured with differential input and single-ended outputs capable of working over a large common-mode input range. This comparator monitors the output voltage in both DCM and CCM for faults. By default, when an OV event is triggered, the buck converter crowbars the output by turning on the low-side NMOS for a duration of $32 \mu \mathrm{~s}$ to $64 \mu \mathrm{~s}$. After that, the buck shuts down and exits crowbar. The buck tries to start up and if the fault condition still exists, the buck reacts to OV again until the fault is removed. When a UV event is triggered, the buck converter shuts down and re-starts until the fault is cleared. The UV/OV threshold is a configurable window around the VOUT DAC target. The default setting is $\pm 250 \mathrm{mV}$.

## 8. Serial Communication Interface

The ISL91301A and ISL91301B have two serial interface protocols to read/write the registers.

- SPI
- $\mathrm{I}^{2} \mathrm{C}$


Figure 38. SPI/I ${ }^{2} \mathrm{C}$ Interface
The arbitration of the register access bus, between SPI and $I^{2} \mathrm{C}$, is determined by the register IO_PINMODE and the pad MPIO1 as shown in Table 16:

Table 16. SPI/I ${ }^{2} \mathrm{C}$ Register Access

| Register <br> IO_PINMODE | Pad <br> MPIO_1 (SPI_B) | Register Access |
| :---: | :---: | :--- |
| 0 | 0 | SPI (Read/Write Access (Note 10) |
|  | 1 | $I^{2} \mathrm{C}$ (Note 11) |

## Notes:

10. When the device is configured for SPI access, $\mathrm{I}^{2} \mathrm{C}$ should not be addressed with the device ID.
11. When the device is configured for $I^{2} \mathrm{C}$ access, in PINMODE $0, S P I \_B$ line must be held high.

After switching from SPI to $\mathrm{I}^{2} \mathrm{C}$ or vice versa, a minimum of 50 ns wait time is required before starting a transaction.

### 8.1 SPI Interface

The SPI interface is a general specification 4-wire slave interface capable of operating at a clock speed of up to 26 MHz . It is based on byte transfers.

### 8.1.1 SPI Data Protocol

Both Read and Write SPI transactions begin when SS_B goes low and end when SS_B goes high.

### 8.1.1.1 Write Operation

To write to the ISL91301A and ISL91301B, the master (controller) needs to drive SS_B low, then send the Control Byte followed by the register address, packet length (if IO_SPIMODE = 1), and Data bytes to be written. Finally, the master drives SS_B high to terminate the transaction as shown in Figure 39. The MSB of the Control byte is the R/W bit, which needs to be set to the 'write' operation (see "IO SPIRWPOL"). Bit 6, AI indicates whether the operation is a single byte write or a multibyte write. Bits 1 and 0 of the Control byte indicate the page number of the register location to be written (MSBs of the register address). The register address byte is the 8 -bit address of the register within the page specified by Page[1:0] bits. If IO_SPIMODE $=1$, the register address needs to be followed by an 8 -bit packet length, which indicates the number of bytes to be written. Following the packet length field, the master needs to send the data bytes. When all eight bits of data are received, they get written to the specified register address and the ISL91301A and ISL91301B increment the register address. In a single byte transaction, $(\mathrm{AI}=0$ or Packet length $=1)$, the ISL91301A and ISL91301B go into the wait state and wait for SS_B to go high. In a multibyte transaction with IO_SPIMODE $=1$, the ISL91301A and ISL91301B write the subsequently received data bytes to sequentially incrementing addresses until the number of bytes, as specified by 'packet length', are received, then go into the wait state and wait for SS_B to go high. For multibyte transactions with IO_SPIMODE $=0$ and AI $=1$, the ISL91301A and ISL91301B keep writing the subsequently received data bytes to sequentially incrementing addresses until SS_B goes high. If SS_B goes high in the middle of a transaction, the transaction is terminated. All the data bytes are written if all eight bits are received.


* Only present when IO_SPIMODE =1
^ Only present for Multi Word Transactions
Figure 39. SPI Write Transaction With IO_SPIMODE = 1; IO_SPICPOL = 0; IO_SPICPHA = 0


### 8.1.1.2 Read Operation

To read from the ISL91301A and ISL91301B, the master (controller) needs to drive SS_B low then send the Control Byte followed by the register address and packet length (if IO_SPIMODE =1). The ISL91301A and ISL91301B then send the data bytes from the requested registers. Finally, the master drives SS_B high to terminate the transaction as shown in Figure 40. The MSB of the Control byte is the R/W bit, which needs to be set to the 'read' operation (see IO_SPIRWPOL). Bit 6, AI indicates whether the operation is a single byte read or a multibyte read. Bits 1 and 0 of the Control byte indicate the page number of the register location to be read (MSBs of the register address). The register address byte is the 8-bit address of the register within the page specified by Page[1:0] bits. If IO_SPIMODE $=1$, the register address needs to be followed by an 8 -bit packet length which indicates the number of bytes to be written. Following the packet length field, the ISL91301A and

ISL91301B send the data from the requested register. When all eight bits of data from the requested register address are sent, the ISL91301A and ISL91301B increment the register address. In a single byte transaction, ( $\mathrm{AI}=0$ or Packet length $=1$ ), the ISL91301A and ISL91301B go into the wait state and wait for SS_B to go high. In a multibyte transaction with IO_SPIMODE $=1$, the ISL91301A and ISL91301B send the data bytes from sequentially incrementing addresses until the number of bytes as specified by 'packet length' are sent, then go into the wait state and wait for SS_B to go high. For multibyte transactions with IO_SPIMODE $=0$ and $\mathrm{AI}=1$, the ISL91301A and ISL91301B keep sending data bytes from sequentially incrementing addresses until SS_B goes high.
Note: The MISO pin is pulled low while SS_B is high.


* Only present when IO_SPIMODE = 1
$\wedge$ Only present for Multi Word Transactions
Figure 40. SPI Read Transaction with IO_SPIMODE = 1; IO_SPICPOL = 0; IO_SPICPHA = 0

| R/W | Read/Write Bit Indicating Read or Write Operation |
| :--- | :--- |
| AI | Auto Increment. 1 indicates multibyte transfer, 0 indicates single byte transfer |
| Page | 2-bit page address of the register to be written/read |
| Address | 8-bit register address of the register to be written/read |
| Packet Length | 8-bit packet length indicating number of data bytes to be transferred. Overrides AI when IO_SPIMODE = 1 |
| Read Data | Data in the register at Address [7:0] + n |
| Write Data | Data to be written to the register at Address $[7: 0]+\mathrm{n}$ |

### 8.1.2 SPI Configuration

The following register bits configure the SPI operation:

- IO_SPICPOL: SPI clock polarity, ISL91301A and ISL91301B are configured as active high, IO_SPICPOL = 0
- IO_SPICPHA: SPI clock phase, ISL91301A and ISL91301B sample data on rising edge of SPI clock, IO_SPICPHA $=0$

The four possible clocking modes are shown in Figure 41.


Figure 41. Four Possible Clocking Modes

- IO_SPIRWPOL: R/W bit polarity, ISL91301A and ISL91301B SPI_RWPOL is set to 0,1 : Read, 0 : Write.

| SPI_RWPOL | R/W | OPERATION |
| :---: | :---: | :---: |
| 0 | 0 | Write |
| 0 | 1 | Read |

- IO_SPIMODE: Packet length enable. The ISL91301A and ISL91301B use packet length mode by default, meaning the third data byte from the master is the packet length and indicates the total number of data words to be sent/received in a burst transaction.


### 8.1.3 SPI Timing

Figure 42 shows SPI timing for IO_SPICPOL $=0 ;$ IO_SPICPHA $=0$. The timing values in Table 17 are true for other values of IO_SPICPOL and IO_SPICHPA as well.


Figure 42. SPI Timing for IO_SPICPHA = 0, IO_SPICPOL = 0
Table 17. Timing Values

| Parameter | Symbol | Min | Max | Units |
| :--- | :---: | :---: | :---: | :---: |
| Clock Period | $\mathrm{t}_{1}$ | 38.4 |  |  |
| Enable Lead Time | $\mathrm{t}_{2}$ | 12 |  |  |
| Enable Lag Time | $\mathrm{t}_{3}$ | ns |  |  |
| Clock High or Low Time | $\mathrm{t}_{4}$ | 12 | ns |  |
| Data Setup Time (Input) | $\mathrm{t}_{5}$ | 15 | ns |  |
| Data Hold Time (Input) | $\mathrm{t}_{6}$ | 12 | ns |  |
| Time MISO is Stable before the Next Rising Edge of CLK | $\mathrm{t}_{7}$ | 10 | ns |  |
| Data Held after Clock Edge (Output) | $\mathrm{t}_{8}$ | 5 | ns |  |
| Load Capacitance | CL | 5 |  |  |

## $8.2 \quad I^{2} \mathrm{C}$ Interface

The $\mathrm{I}^{2} \mathrm{C}$ interface is a simple, bidirectional 2 -wire bus protocol, consisting of a serial clock control (SCL/I2C_CLK) and serial data signal (SDA/I2C_SDA). The ISL91301A and ISL91301B host a slave I ${ }^{2} \mathrm{C}$ interface that supports data speeds up to 3.4 Mbps . SCL is an input to the ISL91301A and ISL91301B and is supplied by the controller, whereas SDA is bidirectional. The ISL91301A and ISL91301B have an open-drain output to transmit data on SDA. An external pull-up resistor must be placed on the serial data line to pull the drain output high during data transmission.

The ISL91301A and ISL91301B use a 7-bit hardware address scheme. The default address is set to $0 \times 1 \mathrm{~F}$ by a onetime programmable fuse.

### 8.2.1 $\quad I^{2} C$ Bus Operation

The chip supports 7-bit addressing. The ISL91301A and ISL91301B $\mathrm{I}^{2} \mathrm{C}$ device address is reconfigurable through the OTP. All communication over the $\mathrm{I}^{2} \mathrm{C}$ interface is conducted by sending the MSB of each byte of data first. Data states on the SDA line can change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating START and STOP conditions (see Figure 47).
All I ${ }^{2} \mathrm{C}$ interface operations must begin with a START condition, which is a HIGH-to-LOW transition of SDA while SCL is HIGH. The ISL91301A and ISL91301B continuously monitor the SDA and SCL lines for the START condition and do not respond to any command until this condition is met. All I ${ }^{2} \mathrm{C}$ interface operations must be terminated by a STOP condition, which is a LOW-to-HIGH transition of SDA while SCL is HIGH.

An ACK (Acknowledge) is a software convention that indicates a successful data transfer. The transmitting device, either master or slave, releases the SDA bus after transmitting eight bits. During the ninth clock cycle, the receiver pulls the SDA line LOW to acknowledge reception of the eight bits of data (Figure 47). The ISL91301A and ISL91301B respond with an ACK after recognizing a START condition followed by a valid Identification ( $I^{2}$ C Address) Byte. The ISL91301A and ISL91301B also respond with an ACK after receiving a Data Byte of a write operation. The master must respond with an ACK after receiving a Data Byte of a read operation.

### 8.2.1.1 Write Operation

A Write operation requires a START condition, followed by an ISL91301A and ISL91301B I ${ }^{2}$ C Address byte with the R/W bit set to 0, a Register Address Byte, Data Bytes, and a STOP condition. After each byte, the ISL91301A and ISL91301B respond with an ACK. After every data byte, the ISL91301A and ISL91301B auto increment the register address so subsequent data bytes get written to sequentially incremental register locations. A STOP condition that terminates the write operation must be sent by the master after sending at least one full data byte and its associated ACK signal. If a STOP byte is issued in the middle of a data byte, the write is not performed.


Figure 43. 1-Byte Write to Register M


Figure 44. L-Byte Sequential Data Write Starting Register M

### 8.2.1.2 Read Operation

A Read operation consists of a three-byte "dummy write" instruction to send the register address to begin reading from, followed by a Current Address Read operation. The master initiates the operation, issuing the following sequence: a START condition, followed by an ISL91301A and ISL91301B I ${ }^{2}$ C Address byte with the R/W bit set to " 0 ", a Register Address Byte, a second START, and a second ISL91301A and ISL91301B I²C Address byte with the R/W bit set to " 1 ". After each of the three bytes, the ISL91301A and ISL91301B respond with an ACK. The ISL91301A and ISL91301B then transmit Data Bytes. The master terminates the Read operation from the ISL91301A and ISL91301B by issuing a STOP condition following the last bit of the last data byte. After every data byte, the ISL91301A and ISL91301B auto increment the register address so subsequent data bytes are sent from sequentially incremental register locations.


Figure 45. 1-Byte Data Read From Register M


Figure 46. L-Byte Sequential Data Read Starting Register M

### 8.2.2 $\quad I^{2} C$ Timing

The timing specifications of the $\mathrm{I}^{2} \mathrm{C} I / \mathrm{O}$ from the $\mathrm{I}^{2} \mathrm{C}$ specification are shown in Figure 47 and Table 18 . The $\mathrm{I}^{2} \mathrm{C}$ controller provides a slave $\mathrm{I}^{2} \mathrm{C}$ transceiver capable of interpreting $\mathrm{I}^{2} \mathrm{C}$ protocol in Standard, Fast, Fast+, and High Speed modes.

Figure 47. $I^{2} \mathrm{C}$ Timing

Table 18. $I^{2} \mathrm{C}$ Timing Specifications

| Parameter | Symbol | Standard Mode |  | Fast Mode |  | Fast Mode Plus |  | High Speed Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Clock frequency | $\mathrm{f}_{\text {SCL }}$ | 0 | 100 | 0 | 400 | 0 | 1000 | 0 | 3400 | kHz |
| Hold Time (repeated) START Condition (The first clock pulse is generated after this period) | $\mathrm{t}_{\mathrm{HD} ; \mathrm{STA}}$ | 4000 |  | 600 |  | 260 |  | 160 |  | ns |
| LOW Period of the SCL Clock | t Low | 4700 |  | 1300 |  | 500 |  | 160 |  | ns |
| HIGH Period of the SCL Clock | $\mathrm{t}_{\text {HIGH }}$ | 4000 |  | 600 |  | 260 |  | 60 |  | ns |
| Set-Up Time for a Repeated START Condition | $\mathrm{t}_{\text {SU; STA }}$ | 4700 |  | 600 |  | 260 |  | 160 |  | ns |
| Data Hold Time | $\mathrm{t}_{\text {HD; DAT }}$ | 15 |  | 15 |  | 15 |  | 15 | 70 | ns |
| Data Set-Up Time | $\mathrm{t}_{\text {SU; }}$ DAT | 250 |  | 100 |  | 50 |  | 10 |  | ns |
| Rise Time of SCL | $\mathrm{t}_{\mathrm{rCL}}$ |  | 1000 |  | 300 |  | 120 |  | 40 | ns |
| Fall Time of SCL | $\mathrm{t}_{\mathrm{fCL}}$ |  | 300 |  | 300 |  | 120 |  | 40 | ns |
| Rise Time of SDA | $\mathrm{t}_{\mathrm{rDA}}$ |  | 1000 |  | 300 |  | 120 |  | 80 | ns |
| Fall Time of SDA | $\mathrm{t}_{\text {fDA }}$ |  | 300 |  | 300 |  | 120 |  | 80 | ns |
| Set-Up Time for STOP Condition | $\mathrm{t}_{\text {SU;STO }}$ | 4000 |  | 600 |  | 260 |  | 160 |  | ns |
| Bus Free Time between a STOP and START Condition | $\mathrm{t}_{\text {BUF }}$ | 4700 |  | 1300 |  | 500 |  |  |  | ns |



| Parameter | Symbol | Standard Mode |  | Fast Mode |  | Fast Mode Plus |  | High Speed Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Capacitive Load for each Bus Line | $\mathrm{C}_{\mathrm{b}}$ |  | 400 |  | 400 |  | 400 |  | 100 | pF |
| Output Fall Time from VIHmin to VILmax | $\mathrm{t}_{\text {of }}$ |  | 250［5］ | $20 \times\left(\mathrm{V}_{\mathrm{DD}} / 5.5 \mathrm{~V}\right)[6]$ | 250［5］ | $20 \times\left(\mathrm{V}_{\mathrm{DD}} / 5.5 \mathrm{~V}\right)[6]$ | 120［7］ | $\begin{gathered} 10 \\ \text { (Note 13) } \end{gathered}$ | 80 | ns |
| Pulse Width of Spikes Suppressed by the Input Filter | $\mathrm{t}_{\mathrm{SP}}$ |  |  | 0 | 50 | 0 | 50 | 0 | 10 | ns |

Notes：
12．Only valid for $\mathrm{V}_{\mathrm{DD}}<4 \mathrm{~V}$ ．
13．Only valid for $\mathrm{V}_{\mathrm{DD}}<1.9 \mathrm{~V}$ ．
14．$V_{D D}$ is the pull－up source to the $I^{2} \mathrm{C}$ lines（GPIO0，GPIO1）．

## 9. Board Layout Recommendations

The ISL91301A and ISL91301B are 4-channel PMICs consisting of high frequency switching regulators with dual and single phase capability. Proper PCB layout is a very important design practice to ensure satisfactory performance. The power loop is composed of the output inductor $L$, the output capacitor $C_{\text {OUT }}$, the $S W$ pin, and the PGND pin. It is important to make the power loop as small as possible. The connecting traces among the components should be direct, short, and wide. The same practice should be applied to connections at the PVIN. Place the input capacitor as close as possible to PVIN and PGND pins of the corresponding power stage.

The switching node of the converter, the SW pin, and the traces connected to this node are very noisy, so keep the remote sense lines and other noise sensitive traces away from these traces. Keep the trace connecting between the SW pin and the inductor short and wide, use multiple copper planes in parallel with sufficient vias in between to maximize thermal performance and efficiency. Renesas recommends descending only one layer for the phase traces to reduce the effective path to the inductor. Also, ensure the length and width of each inductor trace and number of vias used match resistances to help ensure proper current matching when using the dual phase configuration on the ISL91301A.

The ground of the input and output capacitors should be connected as close as possible. Use as much ground plane as possible underneath the ISL91301A and ISL91301B to support high current flow and to create a low impedance path for return current between the ISL91301A and ISL91301B and the load. Use a solid ground plane as much as possible, because it helps isolate SW node traces and high-speed clock signals from interfering with remote sense lines in adjacent layers, and is helpful for good EMI performance.
Place an AVIN filter capacitor as close as possible to the ISL91301A and ISL91301B but away from noise sources, and always reference the GND pad of the decoupling capacitor to a quiet GND plane. The AVIN and GND pins of the ISL91301A and ISL91301B should reference to a copper plane.

Do not use plated through-holes when passing the WLCSP pins to lower layers. If microvias are required to pass down multiple layers, Renesas recommends staggering them.

VOUT and RTN lines sense the output voltage and should be routed directly to the load. Connecting the RTN line to ground away from the load causes a ground error in the output voltage load regulation due to parasitic ground resistance. Also, keep these traces away from switching nodes, which could be phase nodes or high-speed digital signals. The use of small low inductance (ESL) capacitors at the load improves noise immunity and transient response to the ISL91301A and ISL91301B.


Figure 48. Recommended PCB Layout Top Layer


Provide a solid ground plane in the adjacent layer to provide a low impedance path to support high current flow. Copper planes need to be paralleled with the phase traces on the top layer to minimize resistance, and they must be surrounded by a GND plane to prevent noise coupling.

Figure 49. Recommended PCB Layout Second Layer

Feedback lines must be kept away from noise sources such as the switching node, inductor, and high-speed digital signals.
Run the traces to cut through the surrounding ground plane areas to minimize noise pick up. Add ground planes above and below the signals when applicable.


Figure 50. Recommended PCB Layout Bottom Layer

### 9.1 PCB Layout Summary

- Place input capacitors as close as possible to their respective PVIN and PGND pins
- Route phase nodes with short, wide traces, and avoid any sensitive nodes
- Route VOUT and RTN lines directly to the load using small, low inductance (ESL) capacitors at the load for bypassing
- Output capacitors should be close to the inductors and have low impedance path to the PGND pins
- Keep digital and phase nodes from intersecting AVIN_FILT, VOUT, and RTN lines
- Create a PGND plane on the 2nd layer of the PCB below the power components and bumps carrying high switching currents


### 9.2 PCB Design for WLCSP Recommendations

Table 19. PCB Design For WLCSP Recommendations

| Design Feature | Design Specification |
| :--- | :--- |
| Cu Pad Diameter | 0.4 mm pitch: $0.215 \pm 0.012 \mathrm{~mm}$ |
| Microvia Structure | All microvias should be copper filled. |
| Microvia Stacking | Avoid microvia stacking if possible. Use staggered vias instead. If microvia stacking is absolutely <br> necessary for the layout, the maximum number of recommended via stacks is two. |
| Plated Through-Hole <br> (PTH) Location | No PTH should be placed under the CSP bump pads. Microvias and trace routing should be used <br> to fan the PTH away from the CSP bump array. |

## 10. Register Address Map

| Address | Register |
| :---: | :---: |
| $0 \times 01$ | IO_CHIPNAME |
| $0 \times 13$ | FLT_RECORDTEMP |
| $0 \times 14$ | FLT_RECORDBUCK1 |
| 0x15 | FLT_RECORDBUCK2 |
| 0x16 | FLT_RECORDBUCK3 |
| $0 \times 17$ | FLT_RECORDBUCK4 |
| 0x23 | IO_SPICFG |
| 0x24 | IO_MODECTRL |
| 0x32 | FLT_MASKTEMP |
| $0 \times 33$ | FLT_MASKBUCK1 |
| $0 \times 34$ | FLT_MASKBUCK2 |
| 0x35 | FLT_MASKBUCK3 |
| 0x36 | FLT_MASKBUCK4 |
| 0x3B | BUCK1_EA2 |
| 0X3E | BUCK1_DCM |
| 0x3F | BUCK1_CFG3 |
| 0x46 | BUCK1_PHADD |
| 0x48 | BUCK1_DVS0CFG1 |
| 0x49 | BUCK1_DVS0CFG0 |
| $0 \times 4 \mathrm{~A}$ | BUCK1_DVS1CFG1 |
| 0x4B | BUCK1_DVS1CFG0 |
| 0x4C | BUCK1_DVS2CFG1 |
| 0x4D | BUCK1_DVS2CFG0 |
| 0x4E | BUCK1_DVS3CFG1 |
| 0x4F | BUCK1_DVS3CFG0 |
| 0x53 | BUCK1_DVSSEL |
| 0x54 | BUCK1_RSPCFG1 |


| Address | Register |
| :---: | :---: |
| 0x55 | BUCK1_RSPCFG0 |
| 0x56 | BUCK1_EN_DLY |
| $0 \times 57$ | BUCK1_SHTDN_DLY |
| 0x58 | BUCK2_EA2 |
| 0x5B | BUCK2_DCM |
| 0x5C | BUCK2_CFG3 |
| 0x5D | BUCK2_CFG2 |
| 0x62 | BUCK2_DVS0CFG1 |
| $0 \times 63$ | BUCK2_DVS0CFG0 |
| 0x64 | BUCK2_DVS1CFG1 |
| 0x65 | BUCK2_DVS1CFG0 |
| $0 \times 66$ | BUCK2_DVS2CFG1 |
| $0 \times 67$ | BUCK2_DVS2CFG0 |
| $0 \times 68$ | BUCK2_DVS3CFG1 |
| 0x69 | BUCK2_DVS3CFG0 |
| 0x6D | BUCK2_DVSSEL |
| 0x6E | BUCK2_RSPCFG1 |
| 0x6F | BUCK2_RSPCFG0 |
| 0x70 | BUCK2_EN_DLY |
| $0 \times 71$ | BUCK2_SHTDN_DLY |
| 0x72 | BUCK3_EA2 |
| 0x75 | BUCK3_DCM |
| 0x76 | BUCK3_CFG3 |
| 0x7C | BUCK3_DVS0CFG1 |
| 0x7D | BUCK3_DVS0CFG0 |
| 0x7E | BUCK3_DVS1CFG1 |
| 0x7F | BUCK3_DVS1CFG0 |


| Address | Register |
| :---: | :---: |
| 0x80 | BUCK3_DVS2CFG1 |
| 0x81 | BUCK3_DVS2CFG0 |
| $0 \times 82$ | BUCK3_DVS3CFG1 |
| $0 \times 83$ | BUCK3_DVS3CFG0 |
| 0x87 | BUCK3_DVSSEL |
| 0x88 | BUCK3_RSPCFG1 |
| 0x89 | BUCK3_RSPCFG0 |
| 0x8A | BUCK3_EN_DLY |
| 0x8B | BUCK3_SHTDN_DLY |
| 0x8C | BUCK4_EA2 |
| 0x8F | BUCK4_DCM |
| $0 \times 90$ | BUCK4_CFG3 |
| 0x96 | BUCK4_DVS0CFG1 |
| 0x97 | BUCK4_DVS0CFG0 |
| 0x98 | BUCK4_DVS1CFG1 |
| 0x99 | BUCK4_DVS1CFG0 |
| 0x9A | BUCK4_DVS2CFG1 |
| 0x9B | BUCK4_DVS2CFG0 |
| 0x9C | BUCK4_DVS3CFG1 |
| 0x9D | BUCK4_DVS3CFG0 |
| 0xA1 | BUCK4_DVSSEL |
| 0xA2 | BUCK4_RSPCFG0 |
| 0xA3 | BUCK4_RSPCFG1 |
| 0xA4 | BUCK4_EN_DLY |
| 0xA5 | BUCK4_SHTDN_DLY |

IMPORTANT: The registers not listed in the register map and the RESERVED bits are reserved for factory use only. Changing these registers/bits can result in unexpected operation.

## 11. Register Description by Address





| Address | Bit | Name | R/W | Default | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FLT_MASKBUCK1 |  |  |  |  |  |
| $0 \times 33$ | 7 | RSVD | R | 0x0 | Reserved |
|  | 6 | FLT_BUCK1_MASKOC | R/W | $0 \times 0$ | Mask IRQ for FLT_BUCK1_OC |
|  |  |  |  |  | 0x0 $\quad$ IRQ passed to output pin. |
|  |  |  |  |  | 0x1 $\quad$ IRQ masked from output pin. |
|  | 5 | FLT_BUCK1_MASKOV | R/W | 0x0 | Mask IRQ for FLT_BUCK1_OV |
|  |  |  |  |  | $0 \times 0$ IRQ passed to output pin. |
|  |  |  |  |  | $0 \times 1$ IRQ masked from output pin. |
|  | 4 | FLT_BUCK1_MASKUV | R/W | 0x0 | Mask IRQ for FLT_BUCK1_UV |
|  |  |  |  |  | $0 \times 0$ IRQ passed to output pin. |
|  |  |  |  |  | $0 \times 1$ IRQ masked from output pin. |
|  | 3:0 | RSVD | R | 0x0 | Reserved |
| FLT_MASKBUCK2 |  |  |  |  |  |
| 0x34 | 7 | RSVD | R | 0x0 | See "FLT MASKBUCK1" |
|  | 6 | FLT_BUCK2_MASKOC | R/W | 0x0 |  |
|  | 5 | FLT_BUCK2_MASKOV | R/W | 0x0 |  |
|  | 4 | FLT_BUCK2_MASKUV | R/W | 0x0 |  |
|  | 3:0 | RSVD | R | 0x0 |  |
| FLT_MASKBUCK3 |  |  |  |  |  |
| 0x35 | 7 | RSVD | R | 0x0 | See "FLT MASKBUCK1" |
|  | 6 | FLT_BUCK3_MASKOC | R/W | 0x0 |  |
|  | 5 | FLT_BUCK3_MASKOV | R/W | 0x0 |  |
|  | 4 | FLT_BUCK3_MASKUV | R/W | 0x0 |  |
|  | 3:0 | RSVD | R | 0x0 |  |
| FLT_MASKBUCK4 |  |  |  |  |  |
| 0x36 | 7 | RSVD | R | 0x0 | See "FLT_MASKBUCK1" |
|  | 6 | FLT_BUCK4_MASKOC | R/W | 0x0 |  |
|  | 5 | FLT_BUCK4_MASKOV | R/W | 0x0 |  |
|  | 4 | FLT_BUCK4_MASKUV | R/W | 0x0 |  |
|  | 3:0 | RSVD | R | 0x0 |  |


| Address | Bit | Name | R/W | Default | Description |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BUCK1_EA2 |  |  |  |  |  |  |  |
| 0x3B | 7:6 | BUCK1_VOUTFBDIV | R/W | $0 \times 0$ | $\mathrm{V}_{\text {OUT }}$ feedback divider ratio for the control loop. Should only be changed when the Buck is Disabled (BUCK1_EN = 0). |  |  |
|  |  |  |  |  |  | Feedback Divider (FBDIV) (\%) | $\mathrm{V}_{\text {OUT }} \operatorname{Max}(\mathrm{V})$ |
|  |  |  |  |  | $0 \times 0$ | 100 | 1.2 |
|  |  |  |  |  | 0x1 | 80 | 1.5 |
|  |  |  |  |  | 0x2 | 60 | 2.0 |
|  |  |  |  |  | 0x3 | Reserved | Reserved |
|  | 5:0 | RSVD | R/W | N/A | Reserved. Not Available. |  |  |
| BUCK1_DCM |  |  |  |  |  |  |  |
| 0x3E | 7:3 | Reserved | R | 0x0 | Reserved |  |  |
|  | 2 | BUCK1_FCCM | R/W | 0x0 | Forced Continuous Conduction Mode |  |  |
|  |  |  |  |  | 0x0 | DCM allowed during light load conditions |  |
|  |  |  |  |  | $0 \times 1$ | Always operate in CCM (Continuous Conduction Mode) |  |
|  | 1:0 | Reserved | R/W | 0x0 | Reserved |  |  |
| BUCK1_CFG3 |  |  |  |  |  |  |  |
| 0x3F | 7:6 | BUCK1_FSEL | ORW | 0x2 | Buck's steady-state switching frequency. |  |  |
|  |  |  |  |  | 0x0 | 2 MHz |  |
|  |  |  |  |  | 0x1 | 3 MHz |  |
|  |  |  |  |  | 0x2 | 4 MHz |  |
|  |  |  |  |  | 0x3 | Reserved |  |
|  | 5:1 | RSVD | N/A | N/A | Reserved |  |  |
|  | 0 | RSVD | N/A | N/A | Reserved |  |  |
| BUCK1_PHADD |  |  |  |  |  |  |  |
| 0x46 | 7:3 | RSVD | N/A | $0 \times 0$ | Reserved. Not Available |  |  |
|  | 2 | BUCK1_MANUALMODE | ORW | 0x0 | Automatic Phase Add/Drop Control |  |  |
|  |  |  |  |  | $0 \times 0$ <br> $0 \times 1$ <br> Note: This functio |  Automatic Phase Ad <br> Manual Phase Add/  | /Drop <br> rop <br> ISL91301A. |
|  | 1:0 | BUCK1_MANUALPH | ORW | 0x2 | Sets the number of active phases when using Manual Phase Add/Drop Mode |  |  |
|  |  |  |  |  | 0x1 | 1-phase mode |  |
|  |  |  |  |  | Note: In Manual Phase Add/Drop mode <br> (BUCK1_MANUALMODE $=0 \times 1$ ) and 2-phase mode <br> (BUCK1_MANUALPH $=0 \times 0$ or $0 \times 2$ or $0 \times 3$ ), the part operates in Forced CCM 2-phase configuration. |  |  |


| Address | Bit | Name | R/W | Default | Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BUCK1_DVS0CFG1 |  |  |  |  |  |  |  |  |  |
| 0×48 | 7:0 | BUCK1_DVS0VOUT92 | R/W | $\begin{array}{\|c\|} \hline \text { TRIM } \\ \text { for } 0.9 \mathrm{~V} \end{array}$ | Upper eight bits of a 10 -bit DAC[9:0] value to generate $\mathrm{V}_{\text {OUT }}$ for DVS Configuration 0. |  |  |  |  |
|  |  |  |  |  | Note: $\mathrm{V}_{\text {OUT }}$ must be programmed above 0.3 V . FBDIV is set by factory OTP to $1 \mathrm{x}, 0.8 \mathrm{x}, 0.6 \mathrm{x}$. |  |  |  |  |
|  |  |  |  |  | FBDIV | 1.0 | 0.8 | 0.6 |  |
|  |  |  |  |  | DAC | $\mathrm{V}_{\text {OUT }}(\mathrm{V})$ | $\mathrm{V}_{\text {OUT }}(\mathrm{V})$ | $\mathrm{V}_{\text {OUT }}(\mathrm{V})$ |  |
|  |  |  |  |  | 0x000 | 0.0000 | 0.0000 | 0.0000 |  |
|  |  |  |  |  | 0x001 | 0.0012 | 0.0015 | 0.0020 |  |
|  |  |  |  |  | ... |  |  |  |  |
|  |  |  |  |  | 0x200 | 0.6173 | 0.7716 | 1.0288 |  |
|  |  |  |  |  | 0x201 | 0.6185 | 0.7731 | 1.0308 |  |
|  |  |  |  |  | ... |  |  |  |  |
|  |  |  |  |  | 0x3E5 | 1.199 | 1.4988 | 1.9983 |  |
| BUCK1_DVS0CFG0 |  |  |  |  |  |  |  |  |  |
| 0x49 | 7:6 | BUCK1_DVS0VOUT10 | R/W | TRIMfor 0.9 V | Lower two bits of a 10-bit DAC[9:0] value to generate $\mathrm{V}_{\text {OUT }}$ for DVS configuration. |  |  |  |  |
|  |  |  |  |  | Note: When DVS Configuration 0 is selected (using pins or registers) any write to BUCK1_DVS0CFG0 causes a DVS ramping to occur. <br> For details, see "Dynamic Voltage Scaling (DVS)" on page 22. |  |  |  |  |
|  | 5 | RSVD | R | 0x0 | Reserved |  |  |  |  |
|  | 4:1 | RSVD | R | 0x0 | Reserved |  |  |  |  |
|  | 0 | RSVD | R | 0x0 | Reserved |  |  |  |  |
| BUCK1_DVS1CFG1 |  |  |  |  |  |  |  |  |  |
| 0x4A | 7:0 | BUCK1_DVS1VOUT92 | R/W | 0xBF | See "BUCK1_DVS0CFG1" |  |  |  |  |
| BUCK1_DVS1CFG0 |  |  |  |  |  |  |  |  |  |
| 0x4B | 7:6 | BUCK1_DVS1VOUT10 | R/W | 0x3 | See "BUCK1 DVS0CFG0" |  |  |  |  |
|  | 5 | RSVD | R | 0x0 |  |  |  |  |  |
|  | 4:1 | RSVD | R | 0x0 |  |  |  |  |  |
|  | 0 | RSVD | R | 0x0 |  |  |  |  |  |
| BUCK1_DVS2CFG1 |  |  |  |  |  |  |  |  |  |
| 0x4C | 7:0 | BUCK1_DVS2VOUT92 | R/W | 0x58 | See "BUCK1_DVS0CFG1" |  |  |  |  |
| BUCK1_DVS2CFG0 |  |  |  |  |  |  |  |  |  |
| 0x4D | 7:6 | BUCK1_DVS2VOUT10 | R/W | 0x0 | See "BUCK1_DVS0CFG0" |  |  |  |  |
|  | 5 | RSVD | R | 0x0 |  |  |  |  |  |
|  | 4:1 | RSVD | R | 0x0 |  |  |  |  |  |
|  | 0 | RSVD | R | 0x0 |  |  |  |  |  |
| BUCK1_DVS3CFG1 |  |  |  |  |  |  |  |  |  |
| 0x4E | 7:0 | BUCK1_DVS3VOUT92 | R/W | 0x00 | See "BUCK1 DVS0CFG1" |  |  |  |  |


| Address | Bit | Name | R/W | Default | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BUCK1_DVS3CFG0 |  |  |  |  |  |
| 0x4F | 7:6 | BUCK1_DVS3VOUT10 | R/W | 0x0 | See "BUCK1 DVS0CFG0" |
|  | 5 | RSVD | R | 0x0 |  |
|  | 4:1 | RSVD | R | $0 \times 0$ |  |
|  | 0 | RSVD | R | 0x0 |  |
| BUCK1_DVSSEL |  |  |  |  |  |
| $0 \times 53$ | 7:3 | RSVD | R | 0x0 | Reserved |
|  | 2 | BUCK1_DVSCTRL | R/W | 0x0 | BUCK1 DVS Control |
|  |  |  |  |  | $0 \times 0$ Use BUCK1_DVSSELECT to select active DVS <br> configuration. |
|  | 1:0 | BUCK1_DVSSELECT | R/W | 0x0 | BUCK1 DVS Selection |
|  |  |  |  |  | $0 \times 0$ Use DVS Configuration 0 in BUCK1_DVS0CFG and <br> BUCK1_DVS0VOUT. |
|  |  |  |  |  | $0 \times 1$ llat.Use DVS Configuration 1 in BUCK1_DVS1CFG and <br> BUCK1_DVS1VOUT. |
|  |  |  |  |  | $0 \times 2$ Use DVS Configuration 2 in BUCK1_DVS2CFG and <br> BUCK1_DVS2VOUT. |
|  |  |  |  |  | $0 \times 3$ Use DVS Configuration 3 in BUCK1_DVS3CFG and <br> BUCK1_DVS3VOUT. <br>  <br> Note: When BUCK1_DVSCTRL = 0x0 any write to the <br> register BUCK1_DVSSEL causes a DVS ramping event <br> to occur. |


| Address | Bit | Name | R/W | Default | Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BUCK1_RSPCFG1 |  |  |  |  |  |  |  |  |
| 0x54 | 7 | RSVD | R | 0x0 | Reserved |  |  |  |
|  | 6:4 | BUCK1_RSPUP | R/W | 0x0 | $\begin{array}{\|l} \hline \text { V OUT } \text { Ramp Slew Rate } \\ \text { RSP = BUCK1_RSPUP[1:0], Ramp Speed } \\ \text { FBDIV = BUCK1_VOUTFBDIV[1:0] }=(1.0,0.8,0.6) \\ \text { Slow }=\text { BUCK1_RSPUP[2] }=0 \\ \text { Fast = BUCK1_RSPUP[2] }=1 \end{array}$ |  |  |  |
|  |  |  |  |  | RSP | FBDIV | $\mathrm{V}_{\text {OUT }}$ Ramp Speed $\mathrm{mV} / \mu \mathrm{s}$ |  |
|  |  |  |  |  |  |  | Fast | Slow |
|  |  |  |  |  | $0 \times 0$ | 1.0 | 12 | 3 |
|  |  |  |  |  | 0x1 | 1.0 | 24 | 6 |
|  |  |  |  |  | $0 \times 2$ | 1.0 | 58 | 14 |
|  |  |  |  |  | $0 \times 3$ | 1.0 | 115 | 29 |
|  |  |  |  |  | RSP | FBDIV | $\mathrm{V}_{\text {OUT }}$ Ramp Speed mV/ $/$ s |  |
|  |  |  |  |  |  |  | Fast | Slow |
|  |  |  |  |  | 0x0 | 0.8 | 12 | 3 |
|  |  |  |  |  | 0x1 | 0.8 | 24 | 6 |
|  |  |  |  |  | RSP | FBDIV | $\mathrm{V}_{\text {OUT }}$ Ramp Speed mV/us |  |
|  |  |  |  |  |  |  | Fast | Slow |
|  |  |  |  |  | $0 \times 0$ | 0.6 | 12 | 3 |
|  |  |  |  |  | 0x1 | 0.6 | 24 | 6 |
|  | 3 | RSVD | R/W | $0 \times 0$ | Reserved |  |  |  |
|  | 2:0 | BUCK1_RSPDN | R/W | $0 \times 0$ | See "BUCK1 RSPUP" for rate definition |  |  |  |


| Address | Bit | Name | R/W | Default | Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BUCK1_RSPCFG0 |  |  |  |  |  |  |  |  |
| $0 \times 55$ | 7 | RSVD | R | 0x0 | Reserved |  |  |  |
|  | 6:4 | BUCK1_RSPPUP | R/W | 0x1 | $\begin{aligned} & \text { VOUT Ramp Slew Rate } \\ & \text { RSP = BUCK1_RSPUP[1:0], Ramp Speed } \\ & \text { FBDIV = BUCK1_VOUTFBDIV[1:0] }=(1.0,0.8,0.6) \\ & \text { Slow }=\text { BUCK1_RSPUP[2] }=0 \\ & \text { Fast }=\text { BUCK1_RSPUP[2] }=1 \end{aligned}$ |  |  |  |
|  |  |  |  |  | RSP | FBDIV | $\mathrm{V}_{\text {OUT }}$ Ramp Speed mV/us |  |
|  |  |  |  |  |  |  | Fast | Slow |
|  |  |  |  |  | 0x0 |  | 6 | 1.2 |
|  |  |  |  |  | 0x1 | 1.0 | 12 | 3 |
|  |  |  |  |  | 0x2 | 1.0 | 29 | 7.2 |
|  |  |  |  |  | $0 \times 3$ | 1.0 | 58 | 15 |
|  |  |  |  |  |  |  | $\mathrm{V}_{\text {OUT }} \mathrm{R}$ | $\mathrm{dmV} / \mu \mathrm{s}$ |
|  |  |  |  |  | RSP | FBDIV | Fast | Slow |
|  |  |  |  |  | 0x0 | 0.8 | 12 | 3 |
|  |  |  |  |  | 0x1 | 0.8 | 24 | 6 |
|  |  |  |  |  |  |  | $\mathrm{V}_{\text {OUT }} \mathrm{R}$ | $\mathrm{dmV} / \mu \mathrm{s}$ |
|  |  |  |  |  | RSP | FBDIV | Fast | Slow |
|  |  |  |  |  | 0x0 | 0.6 | 12 | 3 |
|  |  |  |  |  | 0x1 | 0.6 | 24 | 6 |
|  | 3 | BUCK | R/W | $0 \times 0$ | Reserved |  |  |  |
|  | 2:0 | BUCK1_RSPPDN | R/W | 0x1 | See "BUCK | PPPUP" for | definition |  |
| BUCK1_EN | LY |  |  |  |  |  |  |  |
| 0x56 | 7:6 | BUCK1_ENPIN_CFG | R/W | 0x0 | EN_X pin c BUCK EN If not in PIN IO_BUCK1 | is valid on $\mathrm{I}=\mathrm{IO}$ BU E 1, BUC can toggle | INMOD EN and PIN is K1 EN | h, only |
|  |  |  |  |  | 0x0 | EN_A |  |  |
|  |  |  |  |  | 0x1 | EN_B |  |  |
|  |  |  |  |  | 0x2 | RSVD |  |  |
|  |  |  |  |  | 0x3 | 1 |  |  |
|  | 5:0 | BUCK1_EN_DLY | R/W | 0x0 | Delay time control ass Delay = (in [1ms/LSB] | BUCK_EN <br> value of $r e$ | IO_R <br> ms | high to b |


| Address | Bit | Name | R/W | Default | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BUCK1_SHUTDN_DLY |  |  |  |  |  |  |
| 0x57 | 7:6 | BUCK1_DVSPIN_CFG | R/W | 0x0 | DVS_PIN_X pin control is valid only in PINMODE 3. <br> DVS_1 = 0 <br> DVS_0 = BUCK1_DVS_PIN0 and BUCK1_DVS_CTRL If not in PINMODE 3, DVS_PIN_x function is disabled <br> BUCK1_DVS_PIN0 |  |
|  | 5:0 | BUCK1_SHUTDN_DLY | R/W | 0x0 | Delay time control deDelay $=$ (in | BUCK_EN pin or IO_REGVAID go low to buck1_en d. <br> value of register) ms [ $1 \mathrm{~ms} / \mathrm{LSB}$ ] |
| BUCK2_EA2 |  |  |  |  |  |  |
| 0x58 | 7:6 | BUCK2_VOUTFBDIV | R/W | 0x0 | See "BUCK1_EA2" |  |
|  | 5:0 | RSVD | R/W | N/A |  |  |
| BUCK2_DCM |  |  |  |  |  |  |
| 0x5B | 7:3 | Reserved | R | 0x0 | Reserved |  |
|  | 2 | BUCK2_FCCM | R/W | 0x0 | See "BUCK1 DCM" |  |
|  | 1:0 | Reserved | R/W | 0x0 | Reserved |  |
| BUCK2_CFG3 |  |  |  |  |  |  |
| 0x5C | 7:6 | BUCK2_FSEL[1:0] | R/W | 0x0 | See "BUCK1 CFG3" |  |
|  | 5:0 | RSVD | R/W | N/A |  |  |
| BUCK2_CFG2 |  |  |  |  |  |  |
| $0 \times 5 \mathrm{D}$ | 7:4 | RSVD | R/W | 0x8 | Reserved |  |
|  | 3 | RSVD | R | TRIM | Reserved |  |
|  | 2 | RSVD | R | 0x0 | Reserved |  |
|  | 1:0 | PULL_DOWN_ DISCHARGE | R/W | 0x0 | VOUT pull  <br> $0 \times 0$ Di <br> $0 \times 1$ En <br> Applies the 1: Weak pu turned off 0: Weak pula turned off | when BUCK is shut off VOUT pulldown VOUT pulldown. <br> pull-down feature for all the buck outputs. resistor is enabled when the buck output is ware and master EN remains asserted. n resistor is disabled when the buck output is ware and master EN remains asserted. |
| BUCK2_DVS0CFG1 |  |  |  |  |  |  |
| 0x62 | 7:0 | BUCK2_DVSOVOUT92 | R/W | 0xBF | See "BUCK1_DVS0VOUT92" |  |
| BUCK2_DVS0CFG0 |  |  |  |  |  |  |
| 0x63 | 7:6 | BUCK2_DVS0VOUT10 | R/W | 0x3 | See "BUCK1_DVS0CFG0" |  |
|  | 5 | RSVD | R | $0 \times 0$ |  |  |
|  | 4:1 | RSVD | R | 0x0 |  |  |
|  | 0 | RSVD | R | 0x0 |  |  |


| Address | Bit | Name | R/W | Default | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BUCK2_DVS1CFG1 |  |  |  |  |  |
| 0x64 | 7:0 | BUCK2_DVS1VOUT92 | R/W | 0xBF | See "BUCK1 DVS0CFG1" |
| BUCK2_DVS1CFG0 |  |  |  |  |  |
| 0x65 | 7:6 | BUCK2_DVS1VOUT10 | R/W | 0x3 | See "BUCK1_DVS0CFG0" |
|  | 5 | RSVD | R | $0 \times 0$ |  |
|  | 4:1 | RSVD | R | $0 \times 0$ |  |
|  | 0 | RSVD | R | $0 \times 0$ |  |
| BUCK2_DVS2CFG1 |  |  |  |  |  |
| 0x66 | 7:0 | BUCK1_DVS2VOUT92 | R/W | 0x58 | See "BUCK1_DVS0CFG1" |
| BUCK2_DVS2CFG0 |  |  |  |  |  |
| 0x67 | 7:6 | BUCK2_DVS2VOUT10 | R/W | 0x0 | See "BUCK1 DVS0CFG0" |
|  | 5 | RSVD | R | 0x0 |  |
|  | 4:1 | RSVD | R | 0x0 |  |
|  | 0 | RSVD | R | $0 \times 0$ |  |
| BUCK2_DVS3CFG1 |  |  |  |  |  |
| $0 \times 68$ | 7:0 | BUCK2_DVS3VOUT92 | R/W | 0x00 | See "BUCK1_DVS0CFG1" |
| BUCK2_DVS3CFG0 |  |  |  |  |  |
| 0x69 | 7:6 | BUCK2_DVS3VOUT10 | R/W | 0x0 | See "BUCK1_DVS0CFG0" |
|  | 5 | RSVD | R | 0x0 |  |
|  | 4:1 | RSVD | R | 0x0 |  |
|  | 0 | RSVD | R | $0 \times 0$ |  |
| BUCK2_DVSSEL |  |  |  |  |  |
| 0x6D | 7:3 | RSVD | R | 0x0 | See "BUCK1 DVSSEL" |
|  | 2 | BUCK1_DVSCTRL | R/W | 0x0 |  |
|  | 1:0 | BUCK1_DVSSELECT | R/W | $0 \times 0$ |  |
| BUCK2_RSPCFG1 |  |  |  |  |  |
| 0x6E | 7 | RSVD | R | 0x0 | See "BUCK1 RSPCFG1" |
|  | 6:4 | BUCK2_RSPUP | R/W | 0x7 |  |
|  | 3 | RSVD | R | 0x0 |  |
|  | 2:0 | BUCK2_RSPDN | R/W | 0x3 |  |
| BUCK2_RSPCFG0 |  |  |  |  |  |
| 0x6F | 7 | RSVD | R | 0x0 | See "BUCK1_RSPCFG0" |
|  | 6:4 | BUCK2_RSPPUP | R/W | 0x7 |  |
|  | 3 | RSVD | R | $0 \times 0$ |  |
|  | 2:0 | BUCK2_RSPPDN | R/W | 0x3 |  |
| BUCK2_EN_DLY |  |  |  |  |  |
| 0x70 | 7:6 | BUCK2_ENPIN_CFG | R/W | 0x1 | See "BUCK1 ENPIN CFG" |
|  | 5:0 | BUCK2_EN_DLY | R/W | 0x0 | See "BUCK1 EN DLY" |
| BUCK2_SHUTDN_DLY |  |  |  |  |  |
| 0x71 | 7:6 | BUCK2_DVSPIN_CFG | R/W | 0x1 | See "BUCK1_DVSPIN_CFG" |
|  | 5:0 | BUCK2_SHUTDN_DLY | R/W | 0x0 | See "BUCK1_SHUTDN_DLY" |


| Address | Bit | Name | R/W | Default | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BUCK3_EA2 |  |  |  |  |  |
| 0x72 | 7:6 | BUCK3_VOUTFBDIV | R/W | 0x0 | See "BUCK1 EA2" |
|  | 5:0 | RSVD | R/W | N/A |  |
| BUCK3_DCM |  |  |  |  |  |
| 0x75 | 7:3 | Reserved | R | 0x0 | Reserved |
|  | 2 | BUCK3_FCCM | R/W | 0x0 | See "BUCK1_DCM" |
|  | 1:0 | Reserved | R/W | 0x0 | Reserved |
| BUCK3_CFG3 |  |  |  |  |  |
| 0x76 | 7:6 | BUCK3_FSEL[1:0] | R/W | 0x0 | See "BUCK1_CFG3" |
|  | 5:0 | RSVD | R/W | N/A |  |
| BUCK3_DVS0CFG1 |  |  |  |  |  |
| 0x7C | 7:0 | BUCK3_DVS0VOUT92 | R/W | 0xFF | See "BUCK1 DVS0VOUT92" |
| BUCK3_DVS0CFG0 |  |  |  |  |  |
| 0x7D | 7:6 | BUCK3_DVS0VOUT10 | R/W | 0x3 | See "BUCK1 DVS0CFG0" |
|  | 5 | RSVD | R | 0x0 |  |
|  | 4:1 | RSVD | R | 0x0 |  |
|  | 0 | RSVD | R | 0x0 |  |
| BUCK3_DVS1CFG1 |  |  |  |  |  |
| 0x7E | 7:0 | BUCK3_DVS1VOUT92 | R/W | 0xBF | See "BUCK1_DVS0CFG1" |
| BUCK3_DVS1CFG0 |  |  |  |  |  |
| 0x7F | 7:6 | BUCK3_DVS1VOUT10 | R/W | 0x3 | See "BUCK1 DVS0CFG0" |
|  | 5 | RSVD | R | 0x0 |  |
|  | 4:1 | RSVD | R | 0x0 |  |
|  | 0 | RSVD | R | 0x0 |  |
| BUCK3_DVS2CFG1 |  |  |  |  |  |
| 0x80 | 7:0 | BUCK3_DVS2VOUT92 | R/W | 0x58 | See "BUCK1 DVS0CFG1" |
| BUCK3_DVS2CFG0 |  |  |  |  |  |
| 0x81 | 7:6 | BUCK3_DVS2VOUT10 | R/W | $0 \times 0$ | See "BUCK1_DVS0CFG0" |
|  | 5 | RSVD | R | 0x0 |  |
|  | 4:1 | RSVD | R | 0x0 |  |
|  | 0 | RSVD | R | 0x0 |  |
| BUCK3_DVS3CFG1 |  |  |  |  |  |
| 0x82 | 7:0 | BUCK3_DVS3VOUT92 | R/W | $0 \times 00$ | See "BUCK1_DVS0CFG1" |
| BUCK3_DVS3CFG0 |  |  |  |  |  |
| 0x83 | 7:6 | BUCK3_DVS3VOUT10 | R/W | 0x0 | See "BUCK1 DVS0CFG0" |
|  | 5 | RSVD | R | 0x0 |  |
|  | 4:1 | RSVD | R | 0x0 |  |
|  | 0 | RSVD | R | 0x0 |  |
| BUCK3_DVSSEL |  |  |  |  |  |
| 0x87 | 7:3 | RSVD | R | 0x0 | See "BUCK1_DVSSEL" |
|  | 2 | BUCK3_DVSCTRL | R/W | 0x0 |  |
|  | 1:0 | BUCK3_DVSSELECT | R/W | 0x0 |  |


| Address | Bit | Name | R/W | Default | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BUCK3_RSPCFG1 |  |  |  |  |  |
| 0x88 | 7 | RSVD | R | 0x0 | See "BUCK1 RSPCFG1" |
|  | 6:4 | BUCK3_RSPUP | R/W | 0x7 |  |
|  | 3 | RSVD | R | 0x0 |  |
|  | 2:0 | BUCK3_RSPDN | R/W | 0x3 |  |
| BUCK3_RSPCFG0 |  |  |  |  |  |
| 0x89 | 7 | RSVD | R | 0x0 | See "BUCK1_RSPCFG0" |
|  | 6:4 | BUCK3_RSPPUP | R/W | 0x7 |  |
|  | 3 | RSVD | R | 0x0 |  |
|  | 2:0 | BUCK3_RSPPDN | R/W | 0x3 |  |
| BUCK3_EN_DLY |  |  |  |  |  |
| 0x8A | 7:6 | BUCK3_ENPIN_CFG | R/W | 0x2 | See "BUCK1 ENPIN CFG" |
|  | 5:0 | BUCK3_EN_DLY | R/W | 0x0 | See "BUCK1 EN DLY" |
| BUCK3_SHUTDN_DLY |  |  |  |  |  |
| 0×8B | 7:6 | BUCK3_DVSPIN_CFG | R/W | 0x2 | See "BUCK1 DVSPIN CFG" |
|  | 5:0 | BUCK3_SHUTDN_DLY | R/W | 0x0 | See "BUCK1_SHUTDN_DLY" |
| BUCK4_EA2 |  |  |  |  |  |
| 0x8C | 7:6 | BUCK4_VOUTFBDIV | R/W | 0x0 | See "BUCK1_EA2" |
|  | 5:0 | RSVD | R/W | N/A |  |
| BUCK4_DCM |  |  |  |  |  |
| 0x8F | 7:3 | Reserved | R | 0x0 | Reserved |
|  | 2 | BUCK4_FCCM | R/W | 0x0 | See "BUCK1 DCM" |
|  | 1:0 | Reserved | R/W | 0x0 | Reserved |
| BUCK4_CFG3 |  |  |  |  |  |
| 0x90 | 7:6 | BUCK4_FSEL[1:0] | R/W | 0x0 | See "BUCK1 CFG3" |
|  | 5:0 | RSVD | R/W | N/A |  |
| BUCK4_DVS0CFG1 |  |  |  |  |  |
| 0x96 | 7:0 | BUCK4_DVSOVOUT92 | R/W | 0xFF | See "BUCK1 DVSOVOUT92" |
| BUCK4_DVS0CFG0 |  |  |  |  |  |
| 0x97 | 7:6 | BUCK4_DVSOVOUT10 | R/W | 0x3 | See "BUCK1_DVS0CFG0" |
|  | 5 | RSVD | R | 0x0 |  |
|  | 4:1 | RSVD | R | 0x0 |  |
|  | 0 | RSVD | R | 0x0 |  |
| BUCK4_DVS1CFG1 |  |  |  |  |  |
| 0x98 | 7:0 | BUCK4_DVS1VOUT92 | R/W | $0 \times B F$ | See "BUCK1 DVS0CFG1" |
| BUCK4_DVS1CFG0 |  |  |  |  |  |
| 0x99 | 7:6 | BUCK4_DVS1VOUT10 | R/W | 0x3 | See "BUCK1 DVS0CFG0" |
|  | 5 | RSVD | R | 0x0 |  |
|  | 4:1 | RSVD | R | 0x0 |  |
|  | 0 | RSVD | R | 0x0 |  |
| BUCK4_DVS2CFG1 |  |  |  |  |  |
| 0x9A | 7:0 | BUCK4_DVS2VOUT92 | R/W | 0x58 | See "BUCK1_DVS0CFG1" |


| Address | Bit | Name | R/W | Default | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BUCK4_DVS2CFG0 |  |  |  |  |  |
| 0x9B | 7:6 | BUCK4_DVS2VOUT10 | R/W | 0x0 | See "BUCK1 DVS0CFG0" |
|  | 5 | RSVD | R | 0x0 |  |
|  | 4:1 | RSVD | R | $0 \times 0$ |  |
|  | 0 | RSVD | R | 0x0 |  |
| BUCK4_DVS3CFG1 |  |  |  |  |  |
| 0x9C | 7:0 | BUCK4_DVS3VOUT92 | R/W | 0x00 | See "BUCK1 DVS0CFG1" |
| BUCK4_DVS3CFG0 |  |  |  |  |  |
| 0x9D | 7:6 | BUCK4_DVS3VOUT10 | R/W | 0x0 | See "BUCK1 DVS0CFG0" |
|  | 5 | RSVD | R | 0x0 |  |
|  | 4:1 | RSVD | R | 0x0 |  |
|  | 0 | RSVD | R | 0x0 |  |
| BUCK4_DVSSEL |  |  |  |  |  |
| 0xA1 | 7:3 | RSVD | R | 0x0 | See "BUCK1 DVSSEL" |
|  | 2 | BUCK4_DVSCTRL | R/W | 0x0 |  |
|  | 1:0 | BUCK4_DVSSELECT | R/W | 0x0 |  |
| BUCK4_RSPCFG0 |  |  |  |  |  |
| 0xA2 | 7 | RSVD | R | $0 \times 0$ | See "BUCK1 RSPCFG0" |
|  | 6:4 | BUCK4_RSPUP | R/W | 0x7 |  |
|  | 3 | RSVD | R | 0x0 |  |
|  | 2:0 | BUCK4_RSPDN | R/W | $0 \times 3$ |  |
| BUCK4_RSPCFG1 |  |  |  |  |  |
| 0xA3 | 7 | RSVD | R | $0 \times 0$ | See "BUCK1 RSPCFG1" |
|  | 6:4 | BUCK4_RSPPUP | R/W | 0x7 |  |
|  | 3 | RSVD | R | 0x0 |  |
|  | 2:0 | BUCK4_RSPPDN | R/W | 0x3 |  |
| BUCK4_EN_DLY |  |  |  |  |  |
| 0xA4 | 7:6 | BUCK4_ENPIN_CFG | R/W | 0x2 | See "BUCK1 ENPIN_CFG" |
|  | 5:0 | BUCK4_EN_DLY | R/W | $0 \times 0$ | See "BUCK1 EN_DLY" |
| BUCK4_SHUTDN_DLY |  |  |  |  |  |
| 0xA5 | 7:6 | BUCK4_DVSPIN_CFG | R/W | 0x2 | See "BUCK1 DVSPIN_CFG" |
|  | 5:0 | BUCK4_SHUTDN_DLY | R/W | 0x0 | See "BUCK1_SHUTDN DLY" |

## 12. Revision History

| Rev. | Date | Description |
| :---: | :---: | :---: |
| 4.01 | Feb 20, 2020 | Removed Addendum. Updated Note 3 to correct JEDEC Pb-free classification. |
| 4.00 | Dec 13, 2019 | Added Note 1 to Ordering Information table. Added important note to register map table. Added Addendum to page 58. |
| 3.00 | Sep 5, 2019 | Updated Features, Applications, and Figures 1 and 2 on page 1. <br> Updated Key Differences table on page 7. <br> Updated Pkg. Dwg. \# in the Ordering Information table from W6x7. 42 to W6x7.42B. <br> Updated Abs Max table on page 11. <br> Electrical Spec table <br> - Updated Buck Output Voltage Range (Each Output) for BUCKx_VOUTFBDIV[1:0] = 0x01: changed Min value from 0.3 V to 0.375 V . <br> - Updated BUCKx_VOUTFBDIV[1:0] = $0 \times 02$ : changed Min value from: 0.3 V to: 0.5 V <br> - $I^{2} C$ Frequency Capability: removed Min value <br> Updated: I/O Pin Configuration, Output Configuration diagrams <br> Typical Performance Curves: updated Figures 8-15. <br> Updated: Inductor Selection, Input Capacitor Selection, Dynamic Voltage Scaling (DVS). <br> Added: Configuring DVS Speed section/subsections. <br> Updated Figures 33 and 34. <br> Watchdog Time section - updated 10 ms to tdebounce. <br> Updated Figure 36. <br> Updated Interrupt Pin section and Figure 37. <br> Updated Overvoltage (OV) and Undervoltage (UV) Protection section. <br> In Serial Communication Interface section, updated Figure 38 and Table 12. <br> Updated SPI Interface section. <br> Updated Figures 41, 42, 47, 48, 49, 50. <br> Table $14 I^{2} \mathrm{C}$ Timing Specifications, removed Min specification for Rise and fall time of SCL and SDA. <br> Updated Register Address Map table. <br> Updated Register Description by Address table. <br> Updated Disclaimer. |
| 2.00 | Apr 6, 2018 | Updated dimensions in Features bullet. <br> Update figure titles for Figures 1, 2, 8-13, 17-19, <br> Updated Figures 4-7, 14, 15, 26, and 37. <br> Updated package dimensions in ordering information table. <br> Updated Pin Description for C4. <br> Updated Absolute Maximum Ratings table split out the VOUTs. <br> Updated Table 5 by adding Coilcraft inductor information. <br> Updated 0x3FF to 0x3E5 in Table 10. <br> Updated Table 15 Microvia Structure description. <br> Updated description for IO_OUTPUTCFG[0] row 0x0 Power Stage Configuration column on page 44. Updated description for BUCK1_DVS0VOUT92[7:0] on page 51. |


| Rev. | Date | Description |
| :---: | :---: | :--- |
| 1.00 | Feb 20, 2018 | Updated features bullet on page 1. <br> Added Table 1 on page 7. <br> Updated Recommended Operating Conditions (replaced entire table) on page 11. <br> Added heading to Analog Specification table on page 12. <br> Updated Buck Output Voltage Range and Output Voltage Step Size specifications on page 12. <br> Added High-Side and Low-Side Switch ON-Resistance specifications on page 13. <br> Added Note 8 on page 14. <br> Updated images in Table 4 on pages 15 and 16. <br> Updated Table 10 on page 23. <br> Updated Figure 42 on page 32. <br> Updated Data Hold Time minimum specifications for all modes in Table 14 on page 35 changed from Ons <br> to 15ns. <br> Updated Figures 48-50 on pages 36 and 37. <br> Added BUCK1_EA2, BUCK2_EA2, BUCK3_EA2, and BUCK4_EA2 information to the Register Map and <br> Register Detail sections. <br> Updated BUCK1_RSPUP[2:0] and BUCK1_RSPPUP[2:0] descriptions removed FBDIV = 0.5 section. <br> Removed About Intersil section. <br> Updated disclaimer. |
| 0.00 | Oct 9,2017 | Initial release |

## 13. Package Outline Drawing

For the most recent package outline drawing, see $\underline{W 6 x 7.42 B}$.
W6x7.42B
42 BALL WAFER LEVEL CHIP SCALE PACKAGE (WLCSP 0.4 mm PITCH)
Rev 0, 1/17


# IMPORTANT NOTICE AND DISCLAIMER 

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

