

## 650V GaN Power Transistor (FET)


### Features

- Easy to use, compatible with standard gate drivers
- Excellent  $Q_g \times R_{DS(on)}$  figure of merit (FOM)
- Low  $Q_{rr}$ , no free-wheeling diode required
- Low switching loss
- RoHS compliant and Halogen-free

Product Summary		
$V_{DSS}$	650	V
$R_{DS(on), typ}$	240	m $\Omega$
$Q_G, typ$	21.5	nC
$Q_{RR, typ}$	39	nC

### Applications

- High efficiency power supplies
- High efficiency USB PD adapters
- Other consumer electronics



### Packaging

Part Number	Package	Packaging	Base QTY
XG65T300HS2A	DFN 8 x 8	Tape and Reel	2500

### Maximum ratings, at $T_c=25^\circ\text{C}$ , unless otherwise specified

Symbol	Parameter	Limit Value	Unit
$I_D$	Continuous drain current @ $T_c=25^\circ\text{C}$	9	A
	Continuous drain current @ $T_c=100^\circ\text{C}$	6	A
$I_{DM}$	Pulsed drain current @ $T_c=25^\circ\text{C}$ (pulse width: 10us)	31	A
	Pulsed drain current @ $T_c=150^\circ\text{C}$ (pulse width: 10us)	23	A
$V_{DSS}$	Drain to source voltage ( $T_j = -55^\circ\text{C}$ to $150^\circ\text{C}$ )	650	V
$V_{GSS}$	Gate to source voltage	$\pm 20$	V
$P_D$	Maximum power dissipation @ $T_c=25^\circ\text{C}$	38	W
$T_c$	Operating temperature	Case	-55 to 150
$T_j$		Junction	-55 to 150
$T_s$	Storage temperature	-55 to 150	$^\circ\text{C}$
$T_{CSOLD}$	Soldering peak temperature	260	$^\circ\text{C}$

**Thermal Resistance**

Symbol	Parameter	Typical	Unit
$R_{\theta JC}$	Junction-to-case	3.3	$^{\circ}\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-ambient <sup>a</sup>	50	$^{\circ}\text{C}/\text{W}$

## Notes:

- a. Device on one layer epoxy PCB for drain connection (vertical and without air stream cooling, with 6cm<sup>2</sup> copper area and 70 $\mu\text{m}$  thickness)

Electrical Parameters, at  $T_J=25\text{ }^\circ\text{C}$ , unless otherwise specified


Symbol	Min	Typ	Max	Unit	Test Conditions
<b>Forward Device Characteristics</b>					
$V_{DSS-MAX}$	650	-	-	V	$V_{GS}=0V$
$V_{GS(th)}$	1.2	1.6	2.0	V	$V_{DS}=V_{GS}$ , $I_D=500\mu A$
$R_{DS(on)}^a$	190	240	290	m $\Omega$	$V_{GS}=8V$ , $I_D=4A$ , $T_J=25^\circ C$
	-	500	-		$V_{GS}=8V$ , $I_D=4A$ , $T_J=150^\circ C$
$I_{DSS}$	-	8	20	$\mu A$	$V_{DS}=700V$ , $V_{GS}=0V$ , $T_J=25^\circ C$
	-	50	-	$\mu A$	$V_{DS}=700V$ , $V_{GS}=0V$ , $T_J=150^\circ C$
$I_{GSS}$	-	-	150	nA	$V_{GS}=20V$
	-	-	-150	nA	$V_{GS}=-20V$
$C_{ISS}$	-	500	-	pF	$V_{GS}=0V$ , $V_{DS}=650V$ , $f=1MHz$
$C_{OSS}$	-	18	-	pF	
$C_{RSS}$	-	2	-	pF	
$C_{O(er)}$	-	25	-	pF	$V_{GS}=0V$ , $V_{DS}=0 - 650V$
$C_{O(tr)}$	-	45	-	pF	
$Q_G$	-	21.5	-	nC	$V_{DS}=400V$ , $V_{GS}=0 - 12V$ , $I_D=5.5A$
$Q_{GS}$	-	3	-		
$Q_{GD}$	-	3.5	-		
$t_{D(on)}$	-	20	-	ns	$V_{DS}=400V$ , $V_{GS}=0 - 12V$ , $I_D=3A$ , $R_G=30\Omega$
$t_R$	-	7	-		
$t_{D(off)}$	-	80	-		
$t_F$	-	6	-		
<b>Reverse Device Characteristics</b>					
$V_{SD}$	-	1.2	-	V	$V_{GS}=0V$ , $I_S=2A$ , $T_J=25^\circ C$
	-	1.7	-		$V_{GS}=0V$ , $I_S=5A$ , $T_J=25^\circ C$
	-	2	-		$V_{GS}=0V$ , $I_S=5A$ , $T_J=150^\circ C$
$t_{RR}$	-	12	-	ns	$I_S=3A$ , $V_{GS}=0V$ , $d_i/d_t=1000A/us$ , $V_{DD}=400V$
$Q_{RR}$	-	39	-	nC	

Notes:

a. Dynamic on-resistance; see Figure 18

**Circuit Implementation**

(1) Mostly used in flyback, forward and push-pull converters




**Recommended Single Ended Drive Circuit**

Recommended gate drive: (0 V, 12 V) with  $R_{Gon} = 300 - 500 \Omega$ ,  $R_{Goff} = 10 \Omega$

Gate Ferrite Bead (FB)	Gate Resistance ( $R_{Gon}$ )	Gate Resistance ( $R_{Goff}$ )	Gate Source Resistance ( $R_S$ )	Gate Diode (D1)
300 - 600 $\Omega$ @100 MHz	300 - 500 $\Omega$	10 $\Omega$	10 k $\Omega$	1N4148

(2) Mostly used in half bridge and full bridge topology



**Recommended Half-bridge Drive Circuit**

Recommended gate drive: (0 V, 12 V) with  $R_G = 30 - 70 \Omega$

Gate Ferrite Bead (FB)	Gate Resistance ( $R_G$ )	DC Link RC Snubber ( $RC_{DCL}$ )
300 $\Omega$ @100 MHz	30 - 70 $\Omega$	4 nF + 2 $\Omega$

Notes:

- $RC_{DCL}$  should be placed as close as possible to the drain pin
- The layout and wiring of the drive circuit should be as short as possible

Typical Characteristics, at  $T_c=25\text{ }^\circ\text{C}$ , unless otherwise specified




Figure 1. Typical Output Characteristics  $T_j=25\text{ }^\circ\text{C}$

Parameter:  $V_{GS}$




Figure 2. Typical Output Characteristics  $T_j=150\text{ }^\circ\text{C}$

Parameter:  $V_{GS}$




Figure 3. Typical Transfer Characteristics

$V_{DS}=10\text{V}$ , Parameter:  $T_j$




Figure 4. Normalized On-resistance

$I_D=4\text{A}$ ,  $V_{GS}=8\text{V}$




Figure 5. Typical Capacitance

$V_{GS}=0\text{V}$ ,  $f=1\text{MHz}$




Figure 6. Typical  $C_{oss}$  Stored Energy

Typical Characteristics, at  $T_c=25\text{ }^\circ\text{C}$ , unless otherwise specified




Figure 7. Typical Qoss




Figure 8. Forward Characteristic of Rev. Diode

$$I_s = f(V_s), \text{ Parameter } T_j$$




Figure 9. Drain-Source Breakdown Voltage




Figure 10. Typical Gate Charge

$$I_{DS}=5.5A, V_{DS}=400V$$




Figure 11. Power Dissipation






Figure 12. Current Derating


Typical Characteristics, at  $T_c=25\text{ }^\circ\text{C}$ , unless otherwise specified



**Figure 13. Safe Operating Area  $T_c=25\text{ }^\circ\text{C}$**




**Figure 14. Safe Operating Area  $T_c=80\text{ }^\circ\text{C}$**




**Figure 15. Transient Thermal Resistance**


**Test Circuits and Waveforms**




**Figure 16. Switching Time Test Circuit**




**Figure 17. Switching Time Waveform**




**Figure 18. Dynamic  $R_{DS(on)}$  Test Circuit**



**Figure 19. Dynamic  $R_{DS(on)}$  Waveform**



**Figure 20. Diode Characteristic Test Circuits**



**Figure 21. Diode Recovery Waveform**



## Design Guidelines

Fast switching GaN device can reduce power conversion losses, and thus enable high frequency operations. Certain PCB design rules and instructions, however, need to be followed to take full advantages of fast switching GaN devices.


Before evaluating Xinguan's GaN devices, please refer to the table below which provides some practical rules that should be followed during the evaluation.

**When Evaluating Xinguan's GaN Devices:**

DO	DO NOT
Make sure the traces are as short as possible for both drive and power loops to minimize parasitic inductance	Using Xinguan's devices in GDS board layouts
Use the test tool with the shortest inductive loop, and make sure test points should be placed close enough	Use differential mode probe or probe ground clip with long wires
Minimize the lead length of DFN 8*8mm packages when installing them to PCB	Use long traces in drive circuit, or long lead length of the devices

## Package Outline


## DFN 8 x 8mm (HS) Package



Symbol	Dimensions in Millimeters		
	MIN	NOM	MAX
A1	1.750	1.850	1.950
A2	0.185	0.203	0.230
D	7.000	8.000	9.000
E	7.950	8.000	8.050
D1	7.050	7.200	7.350
E1	4.450	4.600	4.750
K1	0.375	0.400	0.425
K2	2.575	2.600	2.625
b1	2.250	2.300	2.350
b2	0.375	0.400	0.425
L1	0.700	0.800	0.900
L2	0.075	0.100	0.125


## Tape and Reel Information

## Dimensions are shown in millimeters



## Recommended PCB Layout

## Dimensions are shown in millimeters



**Revision History**

<b>Version</b>	<b>Date</b>	<b>Change(s)</b>
0.1	8/1/2021	Preliminary Datasheet