

Features

- High Efficiency: Up to 96%
- 2.5V to 6V Input Voltage Range
- 1.5MHz Constant Frequency Operation
- No Schottky Diode Required
- Low Dropout Operation: 100% Duty Cycle
- PFM Mode for High Efficiency in Light Load
- Over temperature Protected
- Low Quiescent Current: 40 μ A
- Short Circuit Protection
- Inrush Current Limit and Soft Start
- Available in SOT23-5

Applications


- Cellular and Smart Phones
- Wireless and DSL Modems
- PDAs
- Portable Instruments
- Digital Still and Video Cameras
- PC Cards

Absolute Maximum Ratings (T_{amb}=25°C unless otherwise specified)


Parameter		Value
Max Input Voltage		7V
Max Voltage All Pins		7V
Max Operating Junction Temperature(T _j)		125°C
Ambient Temperature(T _a)		-40°C~85°C
Maximum Power Dissipation	SOT23-5	400mW
	DFN2*2-6L	600mW
Storage Temperature(T _s)		-40°C~50°C
Lead Temperature & Time		260°C, 10S

Note: Exceed these limits to damage to the device. Exposure to absolute maximum rating conditions may affect device reliability.

Typical Application



Packaging Type




Marking:



H = Device code
xyy = Date code

Description	Description
EN	Chip Enable Pin. Drive EN above 1.5V to turn on the part. Drive EN below 0.3V to turn it off. Do not leave EN floating.
GND	Ground
SW	Power Switch Output. It is the switch node connection to Inductor. This pin connects to the drains of the internal P-ch and N-ch MOSFET switches.
VIN	Supply voltage. Must be closely decoupled to GND with a 10 μ F or greater ceramic capacitor.
FB	Output Voltage Feedback Pin. An internal resistive divider divides the output voltage down for comparison to the internal reference voltage.

Typical Application



Electrical Characteristics (TA=25°C unless otherwise specified)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Vin	Input Voltage Range		2.5		6	V
Vref	Feedback Voltage		0.588	0.6	0.612	V
Iq	Quiescent Current	FB=90%, Vin=5.0V, Iload=0mA		150	300	uA
		FB= 05%, Vin=5.0V, Iload=0mA		40	70	
		V _{EN} =0V, Vin=4.2V		0.1	1.0	
LnReg	Line Regulation	Vin=2.5V to 6V		0.1	0.2	%/V
LdReg	Load Regulation			0.5		%
Fsoc	Switching Frequency			1.5		MHz
RdsonP	PMOS Rdson	I _{SW} =100mA		300		mohm
RdsonN	NMOS Rdson	I _{SW} =-100mA		200		mohm
Ilimit	Peak Current Limit	Vin=5V, Vout=3.3V		1.2		A
Inoload*		Vin=5V, Vout=3.3V, Iout=0		43		uA
Iswk	SW Leakage Current	V _{EN} =0V, Vin=Vsw=5V			1	uA
Ienlk	EN Leakage Current				1	uA
Vh_en	EN Input High Voltage		1.04			V
VI_en	EN Input Low Voltage				0.98	V

Note: *When Duty cycle >90%, Inoload will increase. e.g. Vin=3.5V/Vout=3.3V, Inoload=800uA.

Detailed Description

The TP62568 uses a constant frequency, current mode step-down architecture. Both the main (P-channel MOSFET) and synchronous (N-channel MOSFET) switches are internal. During normal operation, the internal top power MOSFET is turned on each cycle when the oscillator sets the RS latch, and turned off when the current comparator, ICOMP, resets the RS latch. The peak inductor current at which ICOMP resets the RS latch, is controlled by the output of error amplifier EA. When the load current increases, it causes a slight decrease in the feedback voltage, FB, relative to the 0.6V reference, which in turn, causes the EA amplifier's output voltage to increase until the average inductor current matches the new load current. While the top MOSFET is off, the bottom MOSFET is turned on until either the inductor current starts to reverse, as indicated by the current reversal comparator IRCMP, or the beginning of the next clock cycle.

Applications Information

Setting the Output Voltage

In the adjustable version, the output voltage is set by a resistive divider according to the following formula:

$$R_2 = \frac{R_1}{V_{out} / V_{FB} - 1}$$

The external resistive divider is connected to the output, allowing remote voltage sensing as shown in on page 1.

Inductor Selection

For most designs, the TP62568 operates with inductors of 1μH to 4.7μH. Low inductance values are physically smaller but require faster switching, which results in some efficiency loss. The inductor value can be derived from the following equation:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_{OSC}}$$

Where ΔI_L is inductor Ripple Current. Large value inductors result in lower ripple current and small value inductors result in high ripple current. For optimum voltage-positioning load transients, choose an inductor with DC series resistance in the 50mΩ to 150mΩ range.

Input Capacitor Selection

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. Because the TP62568's control loop does not depend on the output capacitor's ESR for stable operation, ceramic capacitors can be used freely to achieve very low output ripple and small circuit size. However, care must be taken when ceramic capacitors are used at the input and the output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, VIN. At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at VIN, large enough to damage the part. When choosing the input and output ceramic capacitors, choose the X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size.

PC Board Layout Checklist


When laying out the printed circuit board, the following checking should be used to ensure proper operation of the TP62568. Check the following in your layout:

1. The power traces, consisting of the GND trace, the SW trace and the VIN trace should be kept short, direct and wide.
2. Does the (+) plates of Cin connect to Vin as closely as possible? This capacitor provides the AC current to the internal power MOSFETs.
3. Keep the switching node, SW, away from the sensitive VOUT node.
4. Keep the (-) plates of Cin and Cout as close as possible


Electrical Performance

Tested under $T_A=25^{\circ}\text{C}$, unless otherwise specified


Efficiency vs. Output Current
($V_{out}=1.2\text{V}$)



Efficiency vs. Output Current
($V_{out}=1.8\text{V}$)




Efficiency vs. Output Current
($V_{out}=3.3\text{V}$)




Output Ripple and SW at 1.5A load
 $V_{in}=5\text{V} / V_{out}=3.3\text{V}$

Ch1— V_{in} , Ch2— V_{out} , Ch3— V_{sw} , Ch4— I_L



Packing Information

SOT23-5



UNIT: mm