

Features

- Low-voltage and Standard-voltage Operation
 - $-5.0 (V_{CC} = 4.5V \text{ to } 5.5V)$
 - $-2.7 (V_{CC} = 2.7V \text{ to } 5.5V)$
 - -1.8 (V_{CC} = 1.8V to 3.6V)
- Internally Organized 65,536 x 8
- 2-wire Serial Interface
- Schmitt Triggers, Filtered Inputs for Noise Suppression
- Bidirectional Data Transfer Protocol
- 1 MHz (5V), 400 kHz (2.7V) and 100 kHz (1.8V) Compatibility
- Write Protect Pin for Hardware and Software Data Protection
- 128-byte Page Write Mode (Partial Page Writes Allowed)
- Self-timed Write Cycle (5 ms Typical)
- High Reliability
 - Endurance: 100,000 Write Cycles
 - Data Retention: 40 Years
 - ESD Protection: >4000V
- Automotive Grade and Extended Temperature Devices Available
- 8-pin PDIP and 20-pin JEDEC SOIC, 8-pin LAP, and 8-ball dBGA[™] Packages

Description

The HG24C512 provides 524,288 bits of serial electrically erasable and programmable read only memory (EEPROM) organized as 65,536 words of 8 bits each. The device's cascadable feature allows up to 4 devices to share a common 2-wire bus. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The devices are available in space-saving 8-pin PDIP, 20-pin JEDEC SOIC, 8-pin Leadless Array (LAP), and 8-ball dBGA packages. In addition, the entire family is available in 5.0V (4.5V to 5.5V), 2.7V (2.7V to 5.5V) and 1.8V (1.8V to 3.6V) versions.

Pin Configurations

Pin Name	Function
A0 - A1	Address Inputs
SDA	Serial Data
SCL	Serial Clock Input
WP	Write Protect
NC	No Connect

20-pin SOIC

A0 🗔	1	20	
A1 🗔	2	19	- WP
NC 🗔	3	18	□ NC
NC 🖂	4	17	□ NC
NC 🖂	5	16	□ NC
NC 🖂	6	15	□ NC
NC 🖂	7	14	
NC 🖂	8	13	□ NC
NC 🖂	9	12	SCL
GND 🖂	10	11	SDA

8-pin PDIP

		\bigcirc		
A0 🗆	1		8	□ vcc
A1 🗆	2		7	🗆 WP
NC 🗆	3		6	SCL
GND 🗆	4		5	🗆 SDA

8-pin Leadless Array

VCC	8	1	A0
WP	7	2	A1
SCL		3	NC
SDA	5	4	GND

Bottom View

8-ball dBGA

VCC WP	8 7	1 2	A0
WP	\bigcirc	2	A1
SCL SDA	6 5	3	NC
SDA	5	4	GND
_			

Bottom View

HG24C512

2-wire Serial EEPROM

HG24C512

512K (65,536 x 8)




HG24C512

Absolute Maximum Ratings*

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground1.0V to +7.0V
Maximum Operating Voltage 6.25V
DC Output Current 5.0 mA

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Block Diagram



Pin Description

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

SERIAL DATA (SDA): The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open collector devices.

DEVICE/PAGE ADDRESSES (A1, A0): The A1 and A0 pins are device address inputs that are hardwired or left not connected for hardware compatibility with HG24C128/256. When the pins are hardwired, as many as four 512K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section). When the pins are not hardwired, the default A1 and A0 are zero.

WRITE PROTECT (WP): The write protect input, when tied to GND, allows normal write operations. When WP is tied high to V_{CC} , all write operations to the memory are inhibited. If left unconnected, WP is internally pulled down to GND. Switching WP to V_{CC} prior to a write operation creates a software write protect function.

Memory Organization

HG24C512, 512K SERIAL EEPROM: The 512K is internally organized as 512 pages of 128-bytes each. Random word addressing requires a 16-bit data word address.



Pin Capacitance⁽¹⁾

Applicable over recommended operating range from $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = +1.8V$.

Symbol	Test Condition	Max	Units	Conditions
C _{I/O}	Input/Output Capacitance (SDA)	8	pF	$V_{I/O} = 0V$
C _{IN}	Input Capacitance (A ₀ , A ₁ , SCL)	6	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

DC Characteristics

Applicable over recommended operating range from: $T_{AI} = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = +1.8V$ to +5.5V, $T_{AC} = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = +1.8V$ to +5.5V (unless otherwise noted).

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
V _{CC1}	Supply Voltage			1.8		3.6	V
V _{CC2}	Supply Voltage			2.7		5.5	V
V _{CC3}	Supply Voltage			4.5		5.5	V
I _{CC1}	Supply Current	$V_{\rm CC} = 5.0 V$	READ at 400 kHz		1.0	2.0	mA
I _{CC2}	Supply Current	$V_{\rm CC} = 5.0 V$	WRITE at 400 kHz		2.0	3.0	mA
	Standby Current	$V_{\rm CC} = 1.8V$				0.2	μA
I _{SB1}	(1.8V option)	V _{CC} = 3.6V	$V_{\rm IN} = V_{\rm CC} \text{ or } V_{\rm SS}$			2.0	
1	Standby Current	$V_{\rm CC} = 2.7 V$	$V_{\rm IN} = V_{\rm CC} \text{ or } V_{\rm SS}$			0.6	μA
I _{SB2}	(2.7V option)	$V_{CC} = 5.5V$				6.0	
I _{SB3}	Standby Current (5.0V option)	V _{CC} = 4.5 - 5.5V	$V_{IN} = V_{CC} \text{ or } V_{SS}$			6.0	μA
ILI	Input Leakage Current	$V_{IN} = V_{CC} \text{ or } V_{SS}$			0.10	3.0	μA
I _{LO}	Output Leakage Current	$V_{OUT} = V_{CC} \text{ or } V_{SS}$	3		0.05	3.0	μA
V _{IL}	Input Low Level ⁽¹⁾			-0.6		V _{CC} x 0.3	V
V _{IH}	Input High Level ⁽¹⁾			V _{CC} x 0.7		V _{CC} + 0.5	V
V _{OL2}	Output Low Level	$V_{\rm CC} = 3.0 V$	I _{OL} = 2.1 mA			0.4	V
V _{OL1}	Output Low Level	V _{CC} = 1.8V	I _{OL} = 0.15 mA			0.2	V

Note: 1. V_{IL} min and V_{IH} max are reference only and are not tested.



AC Characteristics

Applicable over recommended operating range from $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = +1.8V$ to +5.5V, $C_L = 100$ pF (unless otherwise noted). Test conditions are listed in Note 2.

		1.8-volt		2.7-volt		5.0-volt		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
f _{SCL}	Clock Frequency, SCL		100		400		1000	kHz
t _{LOW}	Clock Pulse Width Low	4.7		1.3		0.6		μs
t _{HIGH}	Clock Pulse Width High	4.0		1.0		0.4		μs
t _{AA}	Clock Low to Data Out Valid	0.1	4.5	0.05	0.9	0.05	0.55	μs
t _{BUF}	Time the bus must be free before a new transmission can start ⁽¹⁾	4.7		1.3		0.5		μs
t _{HD.STA}	Start Hold Time	4.0		0.6		0.25		μs
t _{SU.STA}	Start Set-up Time	4.7		0.6		0.25		μs
t _{HD.DAT}	Data In Hold Time	0		0		0		μs
t _{SU.DAT}	Data In Set-up Time	200		100		100		ns
t _R	Inputs Rise Time ⁽¹⁾		1.0		0.3		0.3	μs
t _F	Inputs Fall Time ⁽¹⁾		300		300		100	ns
t _{SU.STO}	Stop Set-up Time	4.7		0.6		0.25		μs
t _{DH}	Data Out Hold Time	100		50		50		ns
t _{wR}	Write Cycle Time		20		10		10	ms
Endurance ⁽¹⁾	5.0V, 25°C, Page Mode	100K		100K		100K		Write Cycles

Notes: 1. This parameter is characterized and is not 100% tested.

2. AC measurement conditions:

 R_L (connects to V_{CC}): 1.3KΩ (2.7V, 5V), 10KΩ (1.8V) Input pulse voltages: 0.3V_{CC} to 0.7V_{CC} Input rise and fall times: ≤50ns Input and output timing reference voltages: 0.5V_{CC}

Device Operation

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (refer to Data Validity timing diagram). Data changes during SCL high periods will indicate a start or stop condition as defined below.

START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (refer to Start and Stop Definition timing diagram).

STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (refer to Start and Stop Definition timing diagram).

ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero during the ninth clock cycle to acknowledge that it has received each word.


STANDBY MODE: The HG24C512 features a low power standby mode which is enabled: a) upon power-up and b) after the receipt of the STOP bit and the completion of any internal operations.

MEMORY RESET: After an interruption in protocol, power loss or system reset, any 2-wire part can be reset by following these steps:


(a) Clock up to 9 cycles, (b) look for SDA high in each cycle while SCL is high and then (c) create a start condition as SDA is high.



Bus Timing (SCL: Serial Clock, SDA: Serial Data I/O)



Write Cycle Timing (SCL: Serial Clock, SDA: Serial Data I/O)




Note: 1. The write cycle time t_{WR} is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.







Data Validity



Start and Stop Definition



Output Acknowledge





HG24C512

Device Addressing

The 512K EEPROM requires an 8-bit device address word following a start condition to enable the chip for a read or write operation (refer to Figure 1). The device address word consists of a mandatory one, zero sequence for the first five most significant bits as shown. This is common to all 2-wire EEPROM devices.

The 512K uses the two device address bits A1, A0 to allow as many as four devices on the same bus. These bits must compare to their corresponding hardwired input pins. The A1 and A0 pins use an internal proprietary circuit that biases them to a logic low condition if the pins are allowed to float.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a zero. If a compare is not made, the device will return to a standby state.

DATA SECURITY: The HG24C512 has a hardware data protection scheme that allows the user to write protect the whole memory when the WP pin is at V_{CC} .

Write Operations

BYTE WRITE: A write operation requires two 8-bit data word addresses following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a zero. The addressing device, such as a microcontroller, then must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally-timed write cycle, t_{WR} , to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (refer to Figure 2).

PAGE WRITE: The 512K EEPROM is capable of 128-byte page writes.

A page write is initiated the same way as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to 127 more data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition (refer to Figure 3).

The data word address lower 7 bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 128 data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten. The address "roll over" during write is from the last byte of the current page to the first byte of the same page.

ACKNOWLEDGE POLLING: Once the internally-timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a zero, allowing the read or write sequence to continue.

Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page, to the first byte of the first page.

Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input zero but does generate a following stop condition (refer to Figure 4).

RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a zero but does generate a following stop condition (refer to Figure 5).

SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a zero but does generate a following stop condition (refer to Figure 6).



HG24C512

Figure 1. Device Address




Figure 2. Byte Write




Figure 3. Page Write




Figure 4. Current Address Read








Figure 5. Random Read




Figure 6. Sequential Read

