# MOSFET - N-Channel Shielded Gate PowerTrench® 150 V, 15 mΩ, 50 A

# NTDS015N15MC

#### **Features**

- Shielded Gate MOSFET Technology
- Max  $R_{DS(on)} = 15 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 29 \text{ A}$
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### **Typical Applications**

- Primary Side for 48 V Isolated Bus
- SR for MV Secondary Applications

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parar	Symbol	Value	Unit		
Drain-to-Source Voltag	V <sub>DSS</sub>	150	V		
Gate-to-Source Voltage	Э		V <sub>GS</sub>	±20	V
Continuous Drain Current R <sub>θJC</sub> (Note 2)	Steady State T <sub>C</sub> = 25°C		Ι <sub>D</sub>	50	Α
Power Dissipation $R_{\theta JC}$ (Note 2)			P <sub>D</sub>	83	W
Continuous Drain Current $R_{\theta JA}$ (Notes 1, 2)	Steady State	T <sub>Δ</sub> = 25°C	Ι <sub>D</sub>	11	Α
Power Dissipation R <sub>θJA</sub> (Notes 1, 2)	Glate		$P_{D}$	3.8	W
Pulsed Drain Current	T <sub>C</sub> = 25°	C, t <sub>p</sub> = 100 μs	I <sub>DM</sub>	246	Α
Operating Junction and Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C		
Single Pulse Drain-to-S Energy (I <sub>L</sub> = 10 A <sub>pk</sub> , L =	E <sub>AS</sub>	150	mJ		
Lead Temperature for S (1/8" from case for 10 s)	TL	260	°C		

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. Surface-mounted on FR4 board using a 1 in<sup>2</sup>, 2 oz. Cu pad.
- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.



#### ON Semiconductor®

#### www.onsemi.com


V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
150 V	15 mΩ @ 10 V	50 A



**N-CHANNEL MOSFET** 

#### MARKING DIAGRAM





015N15MCG = Specific Device Code

A = Assembly Location

Y = Year WW = Work Week

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTDS015N15MCT4G	DPAK (Pb-Free)	2500 / Tube

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 2)	$R_{ hetaJC}$	1.8	°C/W
Junction-to-Ambient - Steady State (Notes 1, 2)	$R_{ hetaJA}$	40	

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS					•	•	•
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		150			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /	I <sub>D</sub> = 250 μA, ref to 25°C			83		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 120 V				1.0	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS}$	= ±20 V			±100	nA
ON CHARACTERISTICS							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D =$	: 162 μA	2.5		4.5	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>	I <sub>D</sub> = 162 μA, ref	to 25°C		-8.2		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub>	= 29 A		11.8	15	mΩ
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 8 V, I <sub>D</sub> = 15 A			12.6	16.8	mΩ
Forward Transconductance	9FS	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 29 A			58		S
CHARGES, CAPACITANCES & GATE RESIS	STANCE						
Input Capacitance	C <sub>ISS</sub>				2120		
Output Capacitance	C <sub>OSS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz		595		pF	
Reverse Transfer Capacitance	C <sub>RSS</sub>			10.5			
Gate-Resistance	$R_{G}$				0.6	1.2	Ω
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 75 V; I <sub>D</sub> = 29 A			27		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				7		
Gate-to-Source Charge	Q <sub>GS</sub>				11		
Gate-to-Drain Charge	$Q_{GD}$				4		
Plateau Voltage	V <sub>GP</sub>				5.5		V
Output Charge	Q <sub>OSS</sub>	V <sub>DD</sub> = 75 V, V <sub>G</sub>	<sub>iS</sub> = 0 V		66		nC
SWITCHING CHARACTERISTICS (Note 3)					•		-
Turn-On Delay Time	t <sub>d(ON)</sub>				16		
Rise Time	t <sub>r</sub>	$V_{GS}$ = 10 V, $V_{DD}$ = 75 V, $I_D$ = 29 A, $R_G$ = 6 $\Omega$			5		ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>				21		
Fall Time	t <sub>f</sub>				4		1
DRAIN-SOURCE DIODE CHARACTERISTIC	s				•	•	•
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 29 A	T <sub>J</sub> = 25°C		0.89	1.2	V
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, V <sub>DD</sub>	= 75 V		49		ns
Reverse Recovery Charge	Q <sub>RR</sub>	$dI_S/dt = 300 A/\mu s$ ,			197		nC
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, V <sub>DD</sub>	= 75 V		34		ns
Reverse Recovery Charge	Q <sub>RR</sub>	$dI_{S}/dt = 1000 \text{ A}/\mu\text{s}, I_{S} = 29 \text{ A}$			345		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 3. Normalized On–Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate-to-Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source-to-Drain Diode Forward Voltage vs. Source Current

#### **TYPICAL CHARACTERISTICS**





Figure 8. Capacitance vs. Drain-to-Source Voltage







Figure 9. Drain Current vs. Case Temperature

Figure 10. Peak Power






Figure 11. Unclamped Inductive Switching Capability

Figure 12. Forward Bias Safe Operating Area

#### **TYPICAL CHARACTERISTICS**




Figure 13. Transient Thermal Impedance

В

NOTE 7

|  $\oplus$  | 0.005 (0.13) lacktriangledown C

Ħ

Α1

- h3

Ո

**TOP VIEW** 

L3

b2 e

L2 GAUGE

## **DPAK (SINGLE GAUGE)** CASE 369C **ISSUE F** SCALE 1:1 Α

DETAIL A

C SEATING

C-

SIDE VIEW

**DATE 21 JUL 2015** 

#### NOTES:

z

**BOTTOM VIEW** 

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: INCHES.
- 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-
- MENSIONS b3, L3 and Z.
  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
  5. DIMENSIONS D AND E ARE DETERMINED AT THE
- OUTERMOST EXTREMES OF THE PLASTIC BODY.

  6. DATUMS A AND B ARE DETERMINED AT DATUM
- 7. OPTIONAL MOLD FEATURE.

	INC	HES	MILLIM	ETERS	
DIM	MIN MAX		MIN	MAX	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.028	0.045	0.72	1.14	
b3	0.180	0.215	4.57	5.46	
С	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
E	0.250	0.265	6.35	6.73	
е	0.090	BSC	2.29 BSC		
Н	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.114	REF	2.90 REF		
L2	0.020	BSC	0.51	BSC	
L3	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
Z	0.155		3.93		

#### ALTERNATE CONSTRUCTIONS **DETAIL A** ROTATED 90° CW **GENERIC** STYLE 1: STYLE 2: STYLE 3: STYLE 4: STYLE 5: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR PIN 1. ANODE 2. CATHODE 3. ANODE 4. CATHODE PIN 1. GATE 2. ANODE 3. CATHODE 4. ANODE PIN 1. GATE 2. DRAIN


Z

**BOTTOM VIEW** 

С

3. EMITTE 4. COLLE	ER .	3. SOURCE 4. DRAIN	3. AN	ODE THODE	3. GATE 4. ANODE	3.	CATHODE ANODE
STYLE 6: PIN 1. MT1 2. MT2 3. GATE	STYLE 7: PIN 1. GATE 2. COLLE 3. EMITT	PII ECTOR	'LE 8: N 1. N/C 2. CATHODE 3. ANODE		ODE THODE SISTOR ADJUS	2.	0: CATHODE ANODE CATHODE
4. MT2	<ol><li>COLLE</li></ol>	ECTOR	<ol><li>CATHODE</li></ol>	4. CA	THODE	4.	ANODE

# **MARKING DIAGRAM\***




XXXXXX = Device Code = Assembly Location Α L = Wafer Lot Υ = Year WW = Work Week

\*This information is generic. Please refer to device data sheet for actual part marking.

= Pb-Free Package

G

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1	

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative