ON Semiconductor

Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,

ESD and Surge Protection Device

Low Capacitance Surge Protection for High Speed Data

The SZNSP8814 surge protector is designed specifically to protect 10/100 and GbE Ethernet signals from high levels of surge current. Low clamping voltage under high surge conditions make this device an ideal solution for protecting voltage sensitive lines leading to Ethernet transceiver chips. Low capacitance combined with flow-through style packaging allows for easy PCB layout and matched trace lengths necessary to maintain consistent impedance between high-speed differential lines.

Features

- Protection for the Following IEC Standards:
 IEC 61000-4-2 (ESD) ±30 kV (Contact)
 IEC 61000-4-5 (Lightning) 35 A (8/20 μs)
- Flow-Thru Routing Scheme
- Low Capacitance: 2 pF Max (I/O to I/O)
- UL Flammability Rating of 94 V-0
- Wettable Flank Package for optimal Automated Optical Inspection (AOI)
- SZ Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable*
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- 10/100 and GbE Ethernet
- MagJacks®/Integrated Magnetics
- Notebooks/Desktops/Servers

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

| Rating | Symbol | Value | Unit |
|---|------------------|---------------------------------|------|
| Operating Junction Temperature Range | TJ | -55 to +125 | °C |
| Storage Temperature Range | T _{stg} | -55 to +150 | °C |
| Lead Solder Temperature – Maximum (10 Seconds) | TL | 260 | °C |
| IEC 61000–4–2 Contact (ESD) IEC 61000–4–2 Air (ESD) ISO 10605 330 pF / 330 Ω Contact ISO 10605 330 pF / 2 k Ω Contact ISO 10605 150 pF / 2 k Ω Contact | ESD | ±30 ±30 ±30 ±30 ±30 | kV |
| Maximum Peak Pulse Current 8/20 μ s @ T _A = 25°C 10/700 μ s @ T _A = 25°C | I _{PP} | 35 14 | Α |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

See Application Note AND8308/D for further description of survivability specs.



ON Semiconductor®

www.onsemi.com



WDFNW8

MARKING DIAGRAM



4W = Specific Device Code M = Date Code ■ = Pb-Free Package

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|-----------------|---------------------|-----------------------|
| SZNSP8814MTWTAG | WDFNW8 (Pb-Free) | 3000 / Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.







Figure 1. Pin Schematic

ELECTRICAL CHARACTERISTICS

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$

| Symbol | Parameter | | |
|-------------------|--|--|--|
| V_{RWM} | Working Peak Voltage | | |
| I _R | Maximum Reverse Leakage Current @ V _{RWM} | | |
| V_{BR} | Breakdown Voltage @ I _T | | |
| Ι _Τ | Test Current | | |
| V _{HOLD} | Holding Reverse Voltage | | |
| I _{HOLD} | Holding Reverse Current | | |
| R _{DYN} | Dynamic Resistance | | |
| I _{PP} | Maximum Peak Pulse Current | | |
| V _C | Clamping Voltage @ I _{PP} V _C = V _{HOLD} + (I _{PP} * R _{DYN}) | | |



ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

| Parameter | Symbol | Conditions | Min | Тур | Max | Unit |
|---------------------------|----------------|---|----------------------|-------------------------|------------------------|------|
| Reverse Working Voltage | V_{RWM} | Any I/O to GND (Note 1) | | | 3.0 | ٧ |
| Forward Voltage | V _F | I _F = 10 mA, GND to All IO Pins | 0.5 | 0.85 | 1.1 | ٧ |
| Breakdown Voltage | V_{BR} | I _T = 1 mA, I/O to GND | 3.2 | 3.5 | 5.0 | V |
| Reverse Leakage Current | I _R | V _{RWM} = 3.0 V, I/O to GND | | | 0.5 | μΑ |
| Clamping Voltage (Note 2) | V _C | I _{PP} = 1 A I _{PP} = 10 A I _{PP} = 25 A I _{PP} = 35 A | | 4.0 6.0 8.0 10 | 5.0 6.5 10 15 | V |
| Clamping Voltage | V_{C} | IEC61000-4-2, ±8 kV Contact | See Figures 7 and 14 | | | |
| Junction Capacitance | CJ | V _R = 0 V, f = 1 MHz between I/O Pins | | 1.5 | 2.0 | pF |
| | | V _R = 0 V, f = 1 MHz between I/O Pins and GND | | | 5.0 | |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. Surge protection devices are normally selected according to the working peak reverse voltage (V_{RWM}), which should be equal or greater than the DC or continuous peak operating voltage level.

^{2.} Any I/O to GND (8/20 μs pulse).




Figure 2. IEC61000-4-5 8/20 μs Pulse Waveform




Figure 3. Clamping Voltage vs. Peak Pulse Current $(t_p = 8/20 \mu s per Figure 2)$




Figure 4. IEC61000-4-5 10/700 μs Pulse Waveform




Figure 5. Clamping Voltage vs. Peak Pulse Current $(t_p = 10/700 \mu s per Figure 4)$




Figure 6. IEC61000-2-4 +8 kV Contact Clamping Voltage




Figure 7. IEC61000-2-4 -8 kV Contact Clamping Voltage

IEC 61000-4-2 Spec.

| Level | Test Volt- age (kV) | First Peak Current (A) | Current at 30 ns (A) | Current at 60 ns (A) |
|-------|------------------------|------------------------------|-------------------------|-------------------------|
| 1 | 2 | 7.5 | 4 | 2 |
| 2 | 4 | 15 | 8 | 4 |
| 3 | 6 | 22.5 | 12 | 6 |
| 4 | 8 | 30 | 16 | 8 |




Figure 8. IEC61000-4-2 Spec




Figure 9. Diagram of ESD Clamping Voltage Test Setup

The following is taken from Application Note AND8308/D – Interpretation of Datasheet Parameters for ESD Devices.

ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000-4-2 waveform. Since the IEC61000-4-2 was written as a pass/fail spec for larger

systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.




Figure 10. Positive TLP IV Curve

Figure 11. Negative TLP IV Curve

NOTE: TLP parameter: $Z_0 = 50 \Omega$, $t_p = 100 \text{ ns}$, $t_r = 300 \text{ ps}$, averaging window: $t_1 = 30 \text{ ns}$ to $t_2 = 60 \text{ ns}$.

Transmission Line Pulse (TLP) Measurement

Transmission Line Pulse (TLP) provides current versus voltage (I–V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 12. TLP I–V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 13 where an 8 kV IEC 61000–4–2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I–V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels.




Figure 12. Simplified Schematic of a Typical TLP System




Figure 13. Comparison Between 8 kV IEC 61000-4-2 and 8 A and 16 A TLP Waveforms




Figure 14. IV Characteristics

Figure 15. CV Characteristics




Figure 16. RF Insertion Loss




Figure 17. Capacitance Over Frequency





Figure 18. 10/100 Ethernet Layout Diagram and Flow-thru Routing Scheme


WDFNW8 2.2x2, 0.575P CASE 515AE ISSUE O

DATE 16 AUG 2018

NDTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSION 6 APPLIES TO PLATED TERMINALS AND IS MEASURED BETWEEN 0.15 AND 0.30MM FROM THE TERMINAL TIP.
- 4. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- THIS DEVICE CONTAINS WETTABLE FLANK DESIGN FEATURES TO AID IN FILLET FORMATION ON THE LEADS DURING MOUNTING.





| • | | | | | |
|-----------------------------------|--|-------------------------------|----------------|--|----------|
| PIN ONE _ | D——A | B | | | N□ 1. |
| REFERENCE | | E Lr3 | [| L L3 | 2. 3. |
| | TOP VIEW | | y P | ALTERNATE | 4. |
| DE | TAIL B— | | DETAIL A | ALTERNATE CONSTRUCTION | 5. |
| // 0.10 C 0.08 C NDTE 4 | SIDE VIEW | FA3 SEATIN C PLANE | IG | L3———————————————————————————————————— | \ |
| e2 CK 2X Da | = \\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | E2 F8X L | | SECTION C- 8X | C |
| e | 2 E | ⊕ 0.10 C A B 0.05 C NOTE 3 | EXPOSED COPPER | rA4X | . |

PLÄTED

GENERIC
MARKING DIAGRAM*

XX M

XX = Specific Device Code M = Date Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98AON96898G | Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|----------------------|---|-------------|
| DESCRIPTION: | WDFNW8 2.2x2, 0.575P | | PAGE 1 OF 1 |

PLATED SURFACE

DETAIL B

ALTERNATE CONSTRUCTION

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative