


General Description :

The GL40P04A4 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications. The package form is TO-252, which accords with the RoHS standard.


V_{DSS}	-40	V
I_D	-40	A
P_D	80	W
$R_{DS(ON)}\text{type}$	12	$\text{m}\Omega$

Features :

- $R_{DS(ON)} < 14\text{m}\Omega$ @ $V_{GS}=10\text{V}$ (Typ12mΩ)
- High density cell design for ultra low R_{dson}
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation


Applications :

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply


Absolute ($T_c = 25^\circ\text{C}$ unless otherwise specified) :

Symbol	Parameter	Rating	Units
V_{DSS}	Drain-to-Source Voltage	-40	V
I_D	Continuous Drain Current	-40	A
I_{DM}	Pulsed Drain Current	-50	A
V_{GS}	Gate-to-Source Voltage	± 20	V
P_D	Power Dissipation	80	W
E_{AS}	Single pulse avalanche energy ^{a5}	544	mJ
T_J, T_{stg}	Operating Junction and Storage Temperature Range	150, -55 to 150	$^\circ\text{C}$



GL40P04A4

GL Silicon P-Channel Power MOSFET

Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise specified) :

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V_{DSS}	Drain to Source Breakdown Voltage	$V_{GS}=0\text{V}, I_D=250\mu\text{A}$	-40	--	--	V
I_{DSS}	Drain to Source Leakage Current	$V_{DS}=-40\text{V}, V_{GS}= 0\text{V}, T_a=25^\circ\text{C}$	--	--	-1.0	μA
$I_{GSS(F)}$	Gate to Source Forward Leakage	$V_{GS}=+20\text{V}$	--	--	0.1	μA
$I_{GSS(R)}$	Gate to Source Reverse Leakage	$V_{GS}=-20\text{V}$	--	--	-0.1	μA

ON Characteristics ^{a3}						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$R_{DS(ON)}$	Drain-to-Source On-Resistance	$V_{GS}=-10\text{V}, I_D=-12\text{A}$	--	11	14	$\text{m}\Omega$
$V_{GS(\text{TH})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	-1.0	--	-3.0	V
Pulse width $t_p \leq 380\mu\text{s}, \delta \leq 2\%$						

Dynamic Characteristics ^{a4}						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
g_{fs}	Forward Transconductance	$V_{DS}=-5\text{V}, I_D=-12\text{A}$	34	--	--	S
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=-20\text{V}$	--	2960	--	pF
C_{oss}	Output Capacitance	$f=1.0\text{MHz}$	--	370	--	
C_{rss}	Reverse Transfer Capacitance		--	310	--	

Resistive Switching Characteristics ^{a4}						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$t_{d(\text{ON})}$	Turn-on Delay Time	$V_{DD}=-20\text{V}, I_D=-20\text{A}$	--	10	--	ns
t_r	Rise Time		--	18	--	
$t_{d(\text{OFF})}$	Turn-Off Delay Time		--	38	--	
t_f	Fall Time		--	24	--	
Q_g	Total Gate Charge	$V_{DD}=-20\text{V}, I_D=-12\text{A}$	--	72	--	nC
Q_{gs}	Gate to Source Charge		--	14	--	
Q_{gd}	Gate to Drain ("Miller")Charge		--	15	--	

GL Silicon P-Channel Power MOSFET
Source-Drain Diode Characteristics

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I_S	Continuous Source Current ^{a2} (Body Diode)		--	--	-40	A
V_{SD}	Diode Forward Voltage ^{a3}	$I_S = -10A, V_{GS} = 0V$	--	--	-1.2	V

Symbol	Parameter	Typ.	Units
R_{eJC}	Junction-to-Case ^{a2}	1.88	°C/W




^{a1} : Repetitive Rating: Pulse width limited by maximum junction temperature.







^{a2} : Surface Mounted on FR4 Board, $t \leq 10\text{sec}$.






^{a3} : Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

^{a4} : Guaranteed by design, not subject to production

^{a5} : EAS condition : $T_j = 25^\circ\text{C}, V_{DD} = -20\text{V}, V_G = -10\text{V}, L = 1\text{mH}, R_g = 25\Omega$

Test circuit
1) E_{AS} Test Circuit

2) Gate Charge Test Circuit

3) Switch Time Test Circuit


Characteristics Curve :

Figure 1 Output Characteristics

Figure 2 Transfer Characteristics

Figure 3 Rdson- Drain Current

Figure 4 Rdson-Junction Temperature

Figure 5 Gate Charge

Figure 6 Source- Drain Diode Forward

GL Silicon P-Channel Power MOSFET

Figure 7 Capacitance vs Vds

Figure 9 BV_{dss} vs Junction Temperature

Figure 8 Safe Operation Area

Figure 10 I_D Current Derating vs Junction Temperature

Figure 11 Normalized Maximum Transient Thermal Impedance