# **Soft-Start Controlled Load Switch**

The NCP340 is a low Ron N-channel MOSFET controlled by a soft-start sequence of 2 ms for mobile applications.

The very low R<sub>DS(on)</sub> allows system supplying or battery charging up to DC 3A. The device is enable automatically if a Power Supply is connected on Vin pin (active High) and maintained off if no Vin (internal pull down).

Due to a current consumption optimization, leakage current is drastically decreased from the battery connected to the device, allowing long battery life.

#### **Features**

- 1.8 V 5.5 V Operating Range
- 30 mΩ N-MOSFET
- DC Current Up to 3 A
- Built-in Soft-Start 2 ms
- Reverse Voltage Protection
- Active High with Integrated Bridge
- Compliance to IEC61000-4-2 (Level 4) 8.0 kV (Contact) 15 kV (Air)
- ESD Ratings: Machine Model = B Human Body Model = 3
- μDFN4 1.2 x 1.6 mm
- This is a Pb-Free Device

# **Typical Applications**

- Mobile Phones
- Tablets
- Digital Cameras
- GPS
- Computers




Figure 1. Typical Application Circuit



# ON Semiconductor®

http://onsemi.com



UDFN4 CASE 517CE






34 = Specific Device Code

= Date Code

#### **PINOUT**



(Top View)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 8 of this data sheet.

# PIN FUNCTION DESCRIPTION

Pin Name	Pin Number	Туре	Description
IN	1	POWER	Power–switch input voltage; connect a 1 $\mu\text{F}$ or greater ceramic capacitor from IN to GND as close as possible to the IC.
GND	2	POWER	Ground connection;
EN	3	INPUT	Enable input, logic high turns on power switch.
OUT	4	OUTPUT	Power–switch output; connect a 1 $\mu$ F ceramic capacitor from OUT to GND as close as possible to the IC is recommended.
PAD1		POWER	Exposed pad can be connected to GND plane for dissipation purpose or any other thermal plane.

# **BLOCK DIAGRAM**




Figure 2. Block Diagram

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
IN, OUT, EN, Pins:	V <sub>EN</sub> , V <sub>IN</sub> , V <sub>OUT</sub>	-0.3 to + 7.0	V
From IN to OUT Pins: Input/Output	V <sub>IN</sub> , V <sub>OUT</sub>	-7.0 to + 7.0	V
ESD Withstand Voltage (IEC 61000–4–2) (Note 1) (IN and OUT when bypassed with 1.0 μF capacitor minimum)	ESD IEC	15 Air, 8 contact	kV
Human Body Model (HBM) ESD Rating are (Notes 2 and 3)	ESD HBM	8000	V
Machine Model (MM) ESD Rating are (Notes 2 and 3)	ESD MM	250	V
Latch-up protection (Note 4) - Pins IN, OUT, EN	LU	100	mA
Maximum Junction Temperature Range	T <sub>J</sub>	-40 to + 125	°C
Storage Temperature Range	T <sub>STG</sub>	-40 to + 150	°C
Moisture Sensitivity (Note 5)	MSL	Level 1	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- Guaranteed by design.
- 2. According to JEDEC standard JESD22-A108.
- 2. According to 42D2 standard 42D2—Aros.

  3. This device series contains ESD protection and passes the following tests:

  Human Body Model (HBM) ±2.0 kV per JEDEC standard: JESD22–A114 for all pins.

  Machine Model (MM) ±200 V per JEDEC standard: JESD22–A115 for all pins.
- Latch up Current Maximum Rating: ±100 mA per JEDEC standard: JESD78 class II.
   Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020.

#### **OPERATING CONDITIONS**

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V <sub>IN</sub>	Operational Power Supply			1.8		5.5	V
V <sub>EN</sub>	Enable Voltage			0		5.5	
T <sub>A</sub>	Ambient Temperature Range	Ambient Temperature Range		- 40	25	+ 85	°C
TJ	Junction Temperature Range		- 40	25	+ 125	°C	
C <sub>IN</sub>	Decoupling input capacitor		1			μF	
C <sub>OUT</sub>	Decoupling output capacitor	USB port per Hub		1			μF
$R_{\theta JA}$	Thermal Resistance Junction to Air	UDFN4 package (Note 6)			170		°C/W
l <sub>OUT</sub>	Maximum DC current	UDFN4 package				3	Α
I peak	Maximum Peak current	100 μs pulse				15	Α
P <sub>D</sub>	Power Dissipation Rating (Note 7)	$T_A \le 25^{\circ}C$	UDFN4 package		0.58		W
		T <sub>A</sub> = 85°C	UDFN4 package		0.225		

- 6. The  $R_{\theta,JA}$  is dependent of the PCB heat dissipation.
- 7. The maximum power dissipation (PD) is given by the following formula:

$$P_D = \frac{T_{JMAX} - T_A}{R_{\theta JA}}$$


**ELECTRICAL CHARACTERISTICS** Min & Max Limits apply for  $T_A$  between  $-40^{\circ}C$  to  $+85^{\circ}C$  and  $T_J$  up to + 125  $^{\circ}C$  for  $_{VIN}$  between 1.8 V to 5.5 V (Unless otherwise noted). Typical values are referenced to  $T_A$  = + 25  $^{\circ}C$  and  $_{VIN}$  = 5 V.

Parameter	Conditions		Min	Тур	Max	Unit		
POWER SWITCH								
Static drain-source on-state resistance	V <sub>IN</sub> = 3 V, V <sub>IN</sub> = 5 V	T <sub>J</sub> = 25°C		26		m $Ω$		
		-40°C < T <sub>J</sub> < 125°C			50	1		
Output rise time	V <sub>IN</sub> = 5 V	$C_{LOAD}$ = 1 $\mu$ F, R <sub>LOAD</sub> = 125 $\Omega$ (Note 8)	0.5	2	4	ms		
Output fall time	V <sub>IN</sub> = 5 V	$C_{LOAD}$ = 100 $\mu$ F, R <sub>LOAD</sub> = 40 $\Omega$ (Note 8)		4		ms		
Gate turn on	V <sub>IN</sub> = 5 V	From Vin applied to V <sub>OUT</sub> = 10% of fully on	0.5	2	4	ms		
	V <sub>IN</sub> = 3 V	From Vin applied to V <sub>OUT</sub> = 10% of fully on (Note 9)			3			
IPUT EN								
High-level input voltage			1.15			V		
Low-level input voltage					0.85	V		
En pull-down resistor				1		ΜΩ		
En pull-up resistor				1.5		МΩ		
-LEAKAGE PROTECTION			_					
Reverse-current protection	V <sub>IN</sub> = 0 V, V <sub>out</sub> =		0.15	1	μΑ			
T CURRENT			_					
Current consumption			100	200	μΑ			
	Static drain—source on—state resistance Output rise time Output fall time Gate turn on  PUT EN High—level input voltage Low—level input voltage En pull—down resistor En pull—up resistor  LEAKAGE PROTECTION Reverse—current protection T CURRENT	Static drain_source on_state resistance	VITCH  Static drain–source on–state resistance $V_{IN} = 3 \text{ V,} V_{IN} = 5 \text{ V} \qquad T_J = 25^{\circ}\text{C}$ $-40^{\circ}\text{C} < T_J < 125^{\circ}\text{C}$ Output rise time $V_{IN} = 5 \text{ V} \qquad C_{LOAD} = 1 \text{ µF,} R_{LOAD} = 125 \Omega \text{ (Note 8)}$ Output fall time $V_{IN} = 5 \text{ V} \qquad C_{LOAD} = 100 \text{ µF,} R_{LOAD} = 40 \Omega \text{ (Note 8)}$ Gate turn on $V_{IN} = 5 \text{ V} \qquad From \text{ Vin applied to V}_{OUT} = 10\% \text{ of fully on (Note 9)}$ PUT EN  High–level input voltage  Low–level input voltage  En pull–down resistor  En pull–up resistor  LEAKAGE PROTECTION  Reverse–current protection $V_{IN} = 0 \text{ V, V}_{out} = 4.2 \text{ V (part disable), T}_{J} = 25^{\circ}\text{C}$ T CURRENT	VITCH  Static drain–source on–state resistance  Output rise time  V <sub>IN</sub> = 3 V, $V_{IN} = 5 V$ $V_{IN} = 5 V$ Output rise time  V <sub>IN</sub> = 5 V $V_{IN} = 5 V$ $V_{IN} = 5 V$ $V_{IN} = 5 V$ Output fall time  V <sub>IN</sub> = 5 V $V_{IN} = 5 V$ From Vin applied to $V_{OUT} = 100\%$ of fully on (Note 8)  PUT EN  High–level input voltage  En pull–down resistor  En pull–up resistor  LEAKAGE PROTECTION  Reverse–current protection $V_{IN} = 0 V, V_{Out} = 4.2 V \text{ (part disable), T}_{J} = 25^{\circ}\text{C}$ T CURRENT	VITCH  Static drain–source on–state resistance $V_{IN} = 3 \text{ V,} V_{IN} = 5 \text{ V}                                  $	VITCH         Static drain–source on–state resistance $V_{IN} = 3 \text{ V}, \\ V_{IN} = 5 \text{ V}$ $T_J = 25^{\circ}\text{C}$ 26           Output rise time $V_{IN} = 5 \text{ V}$ $C_{LOAD} = 1 \mu F, \\ R_{LOAD} = 125 \Omega \text{ (Note 8)}$ 0.5         2         4           Output fall time $V_{IN} = 5 \text{ V}$ $C_{LOAD} = 100 \mu F, \\ R_{LOAD} = 40 \Omega \text{ (Note 8)}$ 4         4           Gate turn on $V_{IN} = 5 \text{ V}$ From Vin applied to $V_{OUT} = 100^{\circ}$ 0.5         2         4           PUT EN           High–level input voltage         1.15         3           Low–level input voltage         1.15         0.85           En pull–down resistor         1         1.5           En pull–up resistor         1.5         1.5           LEAKAGE PROTECTION           Reverse–current protection $V_{IN} = 0 \text{ V}$ , $V_{out} = 4.2 \text{ V}$ (part disable), $T_J = 25^{\circ}\text{C}$ 0.15         1           T CURRENT		

 <sup>8.</sup> Parameters are guaranteed for C<sub>LOAD</sub> and R<sub>LOAD</sub> connected to the OUT pin with respect to the ground.
 9. Guaranteed by characterization.

# **TYPICAL CHARACTERISTICS**

0.35







Figure 3. Supply Current vs. Voltage

Figure 4. Reverse Current vs. Output Voltage







Figure 5. R<sub>DS(on)</sub> vs. V<sub>IN</sub> Voltage at 25°C

Figure 6. R<sub>DS(on)</sub> vs. V<sub>IN</sub> Voltage at 85°C






Figure 7.  $R_{DS(on)}$  vs.  $V_{IN}$  Voltage at -40°C

Figure 8.  $R_{DS(on)}$  vs.  $I_{OUT}$  at 25°C

# **TYPICAL CHARACTERISTICS**




Figure 9. R<sub>DS(on)</sub> vs. I<sub>OUT</sub> at 85°C




Figure 11. Logic Threshold vs. V<sub>IN</sub>




Figure 13. T<sub>OFF</sub> Time on 75 mA Load






Figure 12. ToN Time on 75 mA Load





Figure 14. ToN Time on 800 mA Load

# **TYPICAL CHARACTERISTICS**






Figure 15. T<sub>OFF</sub> Time on 800 mA Load

Figure 16. T<sub>ON</sub> Time on 2 A Load




Figure 17.  $T_{OFF}$  Time on 2.3 A Load

#### **FUNCTIONAL DESCRIPTION**

#### Overview

The NCP340 is a high side N-channel MOSFET power distribution switch designed to connect external voltage directly to the system. The high side MOSFET is automatically turned on if the Vin voltage is applied thanks to internal pull up connected between Vin and EN pin. The turned off is obtained by Vin removal. Due to the soft start circuitry, NCP340 is able to limit large voltage surges.

#### **Enable input**

Enable pin is an active high. The part is off when Vin is not present, limiting current consumption from battery to OUT pin.

In the other side, the part is automatically turned on when  $\ensuremath{V_{IN}}$  is applied.

## **Blocking Control**

The blocking control circuitry switches the bulk of the power NMOS. When the part is off (No  $V_{\rm IN}$  or EN tied to GND externally), the body diode limits the leakage current  $I_{\rm REV}$  from OUT to IN. In this mode, anode of the body diode is connected to IN pin and cathode is connected to OUT pin. In operating condition, anode of the body diode is connected to OUT pin and cathode is connected to IN pin preventing the discharge of the power supply.

#### **Cin Capacitor**

A IN capacitor, 1  $\mu$ F, at least, capacitor must be placed as close as possible the part to be Compliant with IEC61000-4-2 (Level 4).

#### **Cout Capacitor**

Depending on the sinking current during system start up and system turn off, a capacitor must be placed on the output. A  $1\,\mu\text{F}$  is strongly recommended but can be decreased down to  $100\,\text{nF}$  if the above two sequences are well controlled and parasitic inductance connected on the Vout line is negligible.

#### APPLICATION INFORMATION

#### **Power Dissipation**

The device's junction temperature depends on different contributor factor such as board layout, ambient temperature, device environment, etc... Yet, the main contributor in term of junction temperature is the power dissipation of the power MOSFET. Assuming this, the power dissipation and the junction temperature in normal mode can be calculated with the following equations:

 $P_{D} = R_{DS(on)} \times (I_{OUT})^{2}$ 

 $P_D$  = Power dissipation (W)

 $R_{DS(on)}$  = Power MOSFET on resistance ( $\Omega$ )

 $I_{OUT}$  = Output current (A)

 $T_{J} = P_{D} \times R_{\theta,JA} + T_{A}$ 

 $T_{\rm J}$  = Junction temperature (°C

 $R_{\theta JA}$  = Package thermal resistance (°C/W)

 $T_A$  = Ambient temperature (°C)

#### **PCB Recommendations**

The NCP340 integrates an up to 3 A rated NMOS FET, and the PCB design rules must be respected to properly evacuate the heat out of the silicon. The  $\mu$ DFN4 PAD1 must be connected to ground plane to increase the heat transfer if necessary. By increasing PCB area, the R<sub>0JA</sub> of the package can be decreased, allowing higher power dissipation.

## **ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NCP340MUTBG	34	μDFN4, 1.2x1.6 mm (Pb-Free)	3000 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



#### UDFN4 1.2x1.6, 0.5P CASE 517CE **ISSUE B**

#### **DATE 03 APR 2012**

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20 mm FROM THE TERMINAL TIPS.
  PACKAGE DIMENSIONS EXCLUSIVE OF
- BURRS AND MOLD FLASH.



# **GENERIC MARKING DIAGRAM\***




XX = Specific Device Code


= Date Code

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

#### SCALE 4:1 D Α В PIN ONE REFERENCE **DETAIL A** ALTERNATE TERMINAL CONSTRUCTIONS E С 2X 🗀 0.05 0.05 C **EXPOSED Cu** MOLD CMPD TOP VIEW **DETAIL B** 0.05 С **DETAIL B** ALTERNATE CONSTRUCTION 0.05 C C SEATING PLANE SIDE VIEW



#### **RECOMMENDED MOUNTING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED	, ,	
DESCRIPTION:	UDFN4, 1.2X1.6, 0.5P		PAGE 1 OF 1

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative