800mA Single Chip Li-Ion and Li-Polymer Charger


General Description

The LP4069T is a complete constant-current/ constant voltage linear charger for single cell lithium-ion battery. No external sense resistor is needed, and no blocking diode is required due to the internal MOSFET architecture. Thermal feedback regulates the charge current to limit the die temperature during high power operation or high ambient temperature. The charge voltage is fixed at V_{FLOAT} , and the charge current can be programmed externally by ISET pin with a single resistor.

The LP4069T automatically terminates the charge cycle when the charge current drops to 1/10 setting current value after the final float voltage is reached.

Other features include charge current monitor, under voltage lockout, automatic recharge, status pins and battery temperature detection.

Order Information



Features

- Input Voltage up to 28V
- Input Over Voltage Protection: 7V
- Short-circuit protection
- Programmable Charge Current up to 800mA
- ◆ 1µA Battery Reverse Current
- Over temperature Sensing Protection
- Protection of Reverse Connection of Battery
- Constant-Current/Constant-Voltage Operation with Thermal Regulation
- TDFN-8 Package
- ◆ RoHS Compliant and 100% Lead (Pb)-Free

Applications

- ♦ Portable Media Players/Game
- ♦ Power Bank
- ♦ Bluetooth Applications
- ♦ PDA/MID

Marking Information

Device	Marking	Package	Shipping	
L D4060TOV/E	LP4069	TDFN-8	4K/REEL	
LP4069TQVF	TYWX	TDFN-8	4K/REEL	
LP4069TQVF-	LP4069	TDFN-8	4K/REEL	
435	435YWX	IDFIN-0		
Marking indication:				
Y:Production year W:Production week X: Series Number				

LP4069T-03

Functional Pin Description


Package Type	Pin Configurations		
TDFN-8	IN 1 8 BAT FULL 2 9(PAD) 7 ISET GND 6 TS EN 4 5 GND		
	TDFN-8 (Top View)		

Pin Description


No.	NAME	DESCRIPTION
1	IN LP Semi	IN is the input power source. Connect to a wall adapter.
2	FULL	Open-Drain Charge Status Output. When the battery is charging, the FULL pin could be pulled High by an external pull high resistor. When the charge cycle is completed, the pin is pulled Low by an internal N-MOS.
		Open-Drain Charge Status Output. When the battery is charging, the CHRG pin is
3	CHRG	pulled low by an internal N-MOS. When the charge cycle is completed, the pin could be
		pulled High by an external pull high resistor.
4	EN	Charge Enable Input (active low).
5	GND	GND is the connection to system ground.
6	TS	Temperature Senses Voltage Input. This pin senses the temperature of the battery pack and stops the charger when the temperature is out of range. Connect to GND for disabling this function.
7	ISET	Charge Current Program. The charge current is programmed by connecting a 1% resistor(R _{ISET}) to ground. $I_{BAT} = \frac{1700 \times V_{ISET}}{R_{ISET}}$
8	ВАТ	BAT is the connection to the battery. Typically a 10µF Tantalum capacitor is needed for stability when there is no battery attached.
9	PAD	Exposed Pad,use to strengthen dissipation of heat.It usually connect to GND.

LP4069T-03 May.-2021 Email: marketing@lowpowersemi.com www.lowpowersemi.com Page 2 of 9

Typical Application Circuit



Functional Block Diagram



LP4069T-03 May

May.-2021

Absolute Maximum Ratings Note 1

\diamond	Input Voltage to GND	0.3V to 28V			
\$	BAT Voltage GND	5V to 15V			
\$	Other pin to GND	0.3V to 6.5V			
\$	Maximum Junction Temperature(T _J)	150°C			
\$	Maximum Soldering Temperature (at leads, 10 sec)	260°C			
\$	Operating Junction Temperature Range	20°C to 85°C			
\diamondsuit	Storage Temperature				
Tł	nermal Information				
\$	Maximum Power Dissipation (P _D ,T _A =25°C)	1.2W			
\diamond	Thermal Resistance (θ _{JA})	95°C/W			
ESD Susceptibility					
E	SD Susceptibility				

Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

MM(Machine Model) ------



LP4069T-03

May.-2021



Electrical Characteristics


(T_A=25°C, V_{IN} =5V, unless otherwise noted.)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNITS
VIN	Input Voltage		4.5	5	6.5	V
		R _{ISET} =17K,Charge Mode		300		uA
lin	Input Supply Current	V _{BAT} =4.4V, Charge Terminated		160		uA
		R _{ISET} =NC,Shutdown Mode		200		uA
V	Degulated Output /Float\ \/altage	LP4069TQVF	4.158	4.2	4.242	V
V _{FLOAT}	Regulated Output (Float) Voltage	LP4069TQVF-435	4.306	4.35	4.394	V
Vuv	VIN Under Voltage Lockout Threshold	V _{IN} Rising		3.5		V
Vuv_Hys	Under Voltage Lockout Hysteresis			110		mV
V _{OVP}	Input Voltage OVP	V _{IN} Rising		7		V
Vovp_Hys	OVP Hysteresis			150		mV
		R _{ISET} =3.4k, Current Mode	450	500	550	mA
I _{BAT}	BAT Pin Current	R _{ISET} =17k, Current Mode	90	100	110	mA
	L.P.Semi	V _{BAT} =4.2V (V _{IN} =Float or 0V)		1		uA
I _{TRIKL}	Trickle Charge Current	V _{BAT} <v<sub>TRIKL, R_{ISET}=10k, Charge Mode</v<sub>		10		%I _{BAT}
V _{TRIKL}	Trickle Charge Thres <mark>h</mark> old Vol <mark>ta</mark> ge	VBAT Rising	連	2.6		V
V _{TRIKL-HYS}	Trickle Charge Hysteresis Voltage	or court wasser		150		mV
ITERM	Termination Current Threshold			10		%Іват
VISET	ISET Pin Voltage	R _{ISET} =10k, Current Mode	0.9	1	1.1	V
ISTAT	CHRG Pin Sink Current	V _{CHRG} =5V			5	uA
VSTAT	CHRG Pin Output Low Voltage	I _{CHRG} =5mA			0.5	V
ΔV_{RECHRG}	Recharge Battery Threshold Voltage	V _{FLOAT} -V _{RECHRG}		150		mV
Vasd	V _{IN} - V _{BAT} Lockout Threshold Voltage	V _{BAT} =3.5V,V _{IN} Rising		150		mV
V _{EN_ON}	EN Logic-Low Voltage Threshold				0.4	V
V _{EN_OFF}	EN Logic-High Voltage Threshold		1.4			V
Vts_H	TS high temperature threshold			30		%Vin
VTS_L	TS low temperature threshold			60		%Vin
VTS_HYS	TS Hysteresis Voltage			90		mV
V _{TS_DIS}	TS disable Threshold				0.2	V
T _{LIM}	Junction Temperature in Co	onstant Temperature Mode		145	Ti-	°C

LP4069T-03


May.-2021


Typical Charging Profile





Typical Performance Characteristics

(CIN=COUT=10uF,RISET=16.5K, unless otherwise noted)









LP4069T-03

May.-2021

Application Information

The LP4069T has built-in input voltage surge protection as high as +28V. The charger IC will be automatically disabled when the input voltage is higher than 7V. A charge cycle begins when EN is high, the voltage at the IN pin rises above the UVLO threshold level and a program resistor is connected from the ISET pin to ground. If the BAT pin is less than 2.6V, the charger enters trickle charge mode. In this mode, the LP4069T supplies approximately 1/10 the ISET programmed charge current to bring the battery voltage up to a safe level for full current charging. When the BAT pin voltage rises above 2.6V, the charger enters constant-current mode(CC), where the ISET programmed charge current is supplied to the battery. When the Battery Voltage approaches the final float voltage, It enters constant-voltage mode(CV) and the charge current begins to decrease, and the battery full indication is set when the charge current in the CV mode is reduced to the programmed full battery current (1/10).

Charge Termination

A charge cycle is terminated when the charge current falls to 1/10th the ISET programmed value after the final float voltage is reached. This condition is detected by using an internal, filtered comparator to monitor the ISET pin. When the ISET pin voltage falls below 100mV for longer than t_{TERM} (typically 1ms), charging is terminated.

Charge Current Program

The charge current (I_{BAT}) is set by a resistor (R_{ISET}) connecting from the ISET pin to GND. The relationship of the charge current and the programming resistance is established by the following equations ($V_{ISET}=1V$).

$$I_{BAT} = \frac{1700 \times V_{ISET}}{R_{ISET}}$$

Automatic Recharge

Once the charge cycle is terminated, the LP4069T continuously monitors the voltage on the BAT pin. A charge cycle restarts when the battery voltage falls below 4.05V (which corresponds to approximately 80% to 90% battery capacity). This ensures that the battery is kept at or near a fully charged condition and eliminates the need for periodic charge cycle initiations.

Charge Status Indicator (CHRG/FUL)

After application of a 5V source, the input voltage rises above the UVLO and sleep thresholds (V_{IN}>V_{BAT}+V_{ASD}), but is less than OVP (V_{IN}<V_{OVP}), CHRG has two different states: strong pull-down (~5mA) and high impedance. The strong pull-down state indicates that the LP4069T is in a charge cycle. When the charger is entered CV mode and once the charge current has reduced to the battery full charge current threshold (I_{TERM}), the CHRG pin will become high impedance.

	Function	CHRG	FULL
l	Charging	Low	Hi-Z
	Charge Finish	Hi-Z	Low

Thermal Limit

An internal thermal feedback loop reduces charge current if junction temperature attempts to rise above a preset value of approximately 145°C. This feature protects the device from excessive temperature and allows the user to push the limits of the power handling capability of a given circuit board without risk of damaging the device. The charge current can be set according to typical (not worst-case) ambient temperature with the assurance that the charger will automatically reduce the current in worst-case conditions.

www.lowpowersemi.com

LP4069T-03 May.-2021 Email: mark

Battery Temperature Detection

An internal resistor divider sets the low temperature threshold (V_{TS_L}) and high temperature threshold (V_{TS_H}) at 60% of V_{IN} and 30% of V_{IN} , respectively. For a given TS thermistor, select an appropriate R_{T1} and R_{T2} to set the TS window with following equation:

$$\frac{V_{TS_L}}{V_{IN}} = \frac{R_{T2} \parallel R_{TS_COLD}}{R_{T1} + R_{T2} \parallel R_{TS_COLD}} = T_L = 60\%$$

$$\frac{V_{TS_H}}{V_{IN}} = \frac{R_{T2} \parallel R_{TS_HOT}}{R_{T1} + R_{T2} \parallel R_{TS_HOT}} = T_H = 30\%$$

Where R_{TS_HOT} is the value of the TS resistor at the upper bound of its operating temperature range, and R_{TS_COLD} is its lower bound. The two resistors R_{T1} and R_{T2} determine the upper and lower temperature limits independently. This flexibility allows the IC to operate with most TS resistors for different temperature range requirements. Calculate R_{T1} and R_{T2} with following equation:

$$\begin{split} R_{T1} &= \frac{R_{TS_HOT} \times R_{TS_COLD} \times (T_L - T_H)}{T_H \times T_L \times \left(R_{TS_COLD} - R_{TS_HOT}\right)} \\ R_{T2} &= \frac{R_{TS_HOT} \times R_{TS_COLD} \times (T_L - T_H)}{(1 - T_L) \times T_H \times R_{TS_COLD} - (1 - T_H) \times T_L \times R_{TS_HOT}} \end{split}$$

Connect this pin to GND or set the voltage of pin under V_{TS_DIS} , can disable TS function.



LowPowerSemi 微源半導體


LP4069T-03


May.-2021



Packaging Information







L P Semi				
SYMBOL	MILLIMETER			
STIVIDOL	MIN 0	NOM	MAX	
Α 📒	0.70	0.75	0.80	
A1	0	0.02	0.05	
b	0.18	0.25	0.30	
С	0.18	0.20	0.25	
D	1.90	2.00	2.10	
D2	1.10	1.20	1.30	
е	0.50BSC			
Nd	1.50BSC			
Е	1.90	2.00	2.10	
E2	0.60	0.70	0.80	
L	0.30	0.35	0.40	
h	0.15	0.20	0.25	

LP4069T-03

May.-2021