

# RF Switch Series - RoHS Compliance 

SP10T Diversity Switch

## Halogens Free Product

## Any 2G/3G/4G Antenna Diversity For Receive System

## P/N: RFASWE660DTF03

## Approval Sheet

## FEATURES

－Low Insertion Loss and Low Distortion
■ Broadband frequency range ： 0.7 to 2.7 GHz
－High Isolation and linearity
－Integrated MIPI RFFE Slave Controller
■ High ESD tolerance of 2 kV HBM at all pins
－$\quad$ Small QFN package（ $20-\mathrm{pin}, 2.4 \times 2.4 \times 0.45 \mathrm{~mm}^{3}$ ）
－Moisture Sensitive Level 3 （MSL3）

## Description

－The RFASWE660DTF03 is a Single Pole，Ten Throw（SP10T）antenna switch with an integrated Mobile Industry Processor Interface（MIPI）controller．Using an advanced switching technology，the RFASWE660DTF03 maintains low insertion and high isolation，which makes it an ideal choice for UMTS，CDMA2000，EDGE，GSM，and LTE applications．
－The design integrated ten low loss TRX ports．The switch also has an excellent $2^{\text {nd }} / 3^{\text {rd }}$ Order Intermodulation Distortion（IMD2／IMD3）performance．
－Switching is controlled by the MIPI decoder and High ESD tolerance of 2kV HBM at all pins．
－No blocking capacitor requirements on the RF paths as long as no DC voltage are applied．The RFASWE660DTF03 is manufactured in a compact， $2.4 \times 2.4 \times 0.45 \mathrm{~mm}^{3}$ package．
－The functional block diagram is shown in Figure 1．The pin assignment and package are shown in Figure 2．Signal pin assignments and functional pin descriptions are provided in Table 1.

## Application

－ $2 \mathrm{G} / 3 \mathrm{G} / 4 \mathrm{G}$ multimode cellular handsets（LTE，UMTS，CDMA2000，EDGE，GSM，TDD－LTE，TD－SCDMA）

## Block Diagram and Pin Out（Top View）



Figure 1．RFASWE660DTF03 Block Diagram


Figure 2．RFASWE660DTF03 Pin assignment

## Approval Sheet

Table 1．RFASWE660DTF03 Pin Descriptions

| Pin \＃ | Name | Description | Pin \＃ | Name | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | NC | Not connected | 11 | TRX5 | RF path 5 |
| 2 | TRX10 | RF path 10 | 12 | TRX4 | RF path 4 |
| 3 | TRX9 | RF path 9 | 13 | TRX3 | RF path 3 |
| 4 | TRX8 | RF path 8 | 14 | TRX2 | RF path 2 |
| 5 | TRX7 | RF path 7 | 15 | TRX1 | RF path 1 |
| 6 | TRX6 | RF path 6 | 16 | GND | Ground |
| 7 | GND | Ground | 17 | VDD | DC power supply |
| 8 | GND | Ground | 18 | VIO | RFFE Interface Power Supply |
| 9 | ANT | Antenna port | 19 | SDATA | RFFE Data input／output |
| 10 | GND | Ground | 20 | SCLK | RFFE Clock Input |

Note 1 ：Bottom ground paddles must be connected to ground．

## Application Circuit



Figure 3．RFASWE660DTF03 Application Circuit

Note：No DC Blocking capacitors are required for all RF ports unless DC is biased externally．
Parts List

| Parts No． | Value |
| :---: | :---: |
| C1－C2 | $0.1 \mu \mathrm{~F}$ |

Table 2．RFASWE660DTF03 Absolute Maximum Ratings

| Parameter | Symbol | Minimum | Maximum | Units |
| :--- | :---: | :---: | :---: | :---: |
| RFx Input power | PIN |  | +26 | dBm |
| Supply Voltage | VDD |  | 3.5 | V |
| Interface Supply Voltage | VIO |  | 2.0 | V |
| Control Input／Output Voltage Range（SDATA，SCLK） | VIN＿out |  | 2.0 | V |
| Storage temperature | TSTG | -45 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Operating temperature | $\mathrm{TOP}^{\circ}$ | -30 | +90 | ${ }^{\circ} \mathrm{C}$ |
| HBM ESD Voltage，All Pins | $\mathrm{V}_{\text {ESD }}{ }^{1}$ |  | 2000 | V |
| MM ESD Voltage，All Pins | $\mathrm{V}_{\text {ESD }}{ }^{2}$ |  | 190 | V |

Note 1 ：Human Body Model ESD Voltage（HBM，MIL＿STD 883 Method 3015．7）
Note 2 ：Machine Model ESD Voltage（MM，JEITA EIAJ ED－4701）
Exceeding absolute maximum ratings may cause permanent damage．Operation between operating range maximum and absolute maximum for extended periods may reduce reliability．

## Electrical and Mechanical Specifications

－The absolute maximum ratings of the RFASWE660DTF03 are provided in Table 2．Electrical specifications are provided in Tables 3 and 5.
－Figure 4， 5 and Table4 describes the RFASWE660DTF03 has four operating states．
－IMD2 and IMD3 test conditions for various frequencies are listed in Tables 6 and 7，respectively．
－Figure 6，7，8， 9 and Table8 show the important parameters for SCLK and SDATA required for proper operations of the Toshiba MIPI RFFE slave interface．
－Table 9 register mapping shows the list of the registers inside the RFASWE660DTF03．
－Table 10 provides the switch control register．
－Table 11， 12 and 13 describes the detail information of RFFE status，power mode and trigger states，respectively．
－Figure 10 and Table 14 describes the solder land pad and dimensions．

Table 3．RFASWE660DTF03 DC Electrical Specifications（Note 1）

| Parameter | Symbol | Min． | Typ． | Max． | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | VDD | 2.5 | 2.8 | 3.5 | V |
| Interface supply voltage | VIO | 1.65 | 1.80 | 1.95 | V |
| Interface signal： <br> High <br> Low | SDATA | $0.8 \times \mathrm{VIO}$ <br> 0 |  | VIO <br> $0.2 \times \mathrm{VIO}$ | V |

Note 1 ：Performance is guaranteed only under the conditions listed in this Table．

## Approval Sheet

## Operating States

The RFASWE660DTF03 has four operating states，which are ACTIVE，SHUTDOWN，STATUP and LOW POWER．The transitions between these four states are set writing the PWR＿MODE register or VIO as shown in Figure 4．The internal circuit operations in each operating state are shown in Table 4.


Figure 4．Slave State Diagram

Table 4．RFASWE660DTF03 Internal Operations（Note 1）

| Operating State | RFFE Slave Controller | RF Switch Core | Charge Pump |
| :--- | :---: | :---: | :---: |
| SHUTSOWN | Inactive | Undetermined（Note1） | Off |
| STARTUP | All registers are set to Default value | Undetermined（Note1） | Off |
| ACTIVE | Active | Controllable by mipi－command | On |
| LOW POWER | Active | Undetermined（Note1） | Off |

Note 1 ：All switch are insufficiently On or Off as the Charge pump is not powered up．


Figure 5．LOW POWER to AVTIVE Process
Note 2 ：Vcp is the output voltage of internal charge－pump circuit．The Vcp traces in above figure are only image for illustrative purpose．

Table 5．RFASWE660DTF03 RF Electrical Specifications（Note 1）
（ $\mathrm{T}_{\mathrm{op}}=25^{\circ} \mathrm{C}$ ，VDD $=2.8 \mathrm{~V}$ ，VIO $=1.8 \mathrm{~V}$ ，Characteristic Impedance $\mathrm{Z}_{\mathrm{o}}=50 \Omega$ ，Unless Otherwise Noted）

| Parameter | Symbol | Test Condition | Min | Typ． | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating frequency | f |  | 0.7 |  | 2.7 | GHz |
| Insertion loss | IL | TRXx ports： 700 to 1000 MHz 1000to 2000 MHz 2000 to 2700 MHz |  | $\begin{aligned} & 0.45 \\ & 0.60 \\ & 0.75 \end{aligned}$ | $\begin{aligned} & 0.65 \\ & 0.80 \\ & 0.95 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Isolation <br> （ANT port to TRXx port） | Iso | Up to 1.0 GHz Up to 2.0 GHz Up to 2.7 GHz | $\begin{aligned} & 26 \\ & 23 \\ & 18 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| On state match | VSWR | Up to 2.7 GHz |  | 1.5 | 2.0 | － |
| TRXx harmonics | 2fo，3fo | $\begin{aligned} & \text { PIN =+26 dBm, } \\ & 5: 1 \text { VSWR, } \\ & f=824 \text { to } 2700 \mathrm{MHz} \end{aligned}$ |  |  | －90 | dBc |
| $2^{\text {nd }}$ Order Intermodulation Distortion | IMD2 | See test conditions in Table 6 |  | －104 | －100 | dBm |
| $3^{\text {rd }}$ Order Intermodulation Distortion | IMD3 | See test conditions in Table 7 |  | －118 | －112 | dBm |
| Turn－on time | ton | From application of VDD and VIO |  |  | 20 | $\mu \mathrm{s}$ |
| Switching speed | ts | Port to port |  | 3 | 5 | $\mu \mathrm{s}$ |

Note 1 ：Performance is guaranteed only under the conditions listed in this Table．
Table 6．IMD2 Test Conditions

| Band | Transmit Frequency（MHz） | Transmit Power （dBm） | Frequency Blocker，Low （MHz） | Frequency Blocker，High （MHz） | Power Blocker （dBm） | Receive <br> Frequency（MHz） |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1950.0 | ＋20 | 190 | 4090 | －15 | 2140.0 |
| 2 | 1880.0 |  | 80 | 3840 |  | 1960.0 |
| 4 | 1732.5 |  | 400 | 3865 |  | 2132.5 |
| 5 | 836.5 |  | 45 | 1718 |  | 881.5 |
| 7 | 2535.0 |  | 120 | 5190 |  | 2655.0 |
| 8 | 897.5 |  | 45 | 1840 |  | 942.5 |

Table 7．IMD3 Test Conditions

| Band | Transmit Frequency（MHz） | Transmit Power （dBm） | Frequency Blocker（MHz） | Power Blocker （dBm） | Receive <br> Frequency（MHz） |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1950.0 | ＋20 | 1760.0 | －15 | 2140.0 |
| 2 | 1880.0 |  | 1800.0 |  | 1960.0 |
| 4 | 1732.5 |  | 1332.5 |  | 2132.5 |
| 5 | 836.5 |  | 791.5 |  | 881.5 |
| 7 | 2535.0 |  | 2415.0 |  | 2655.0 |
| 8 | 897.5 |  | 852.5 |  | 942.5 |

Table 8．Digital Interface Timing Specifications
（ $\mathrm{T}_{\mathrm{op}}=25^{\circ} \mathrm{C}, \mathrm{VDD}=2.8 \mathrm{~V}, \mathrm{VIO}=1.8 \mathrm{~V}$ ，Characteristic Impedance $\mathrm{Z}_{\mathrm{o}}=50 \Omega$ ，Unless Otherwise Noted）

| Parameter | Symbol | Condition | Min． | Max． | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Data Setup Time（Note 1） | Ts | See the Figure 6，input $\operatorname{Tr} / \mathrm{Tf}=3.5$ to 6.5 ns | 1 | － | ns |
| Data Hold Time（Note 1） | $\mathrm{T}_{\mathrm{H}}$ | See the Figure 6，input $\mathrm{Tr} / \mathrm{Tf}=3.5$ to 6.5 ns | 5 | － | ns |
| Time for Data Output Valid from SCLK rising edge（Note 2） | TD | Half Speed Read See the Figure 6 and 7 ，input $\mathrm{Tr} / \mathrm{Tf}=3.5$ to 10 ns | 0 | 22 | ns |
| SDATA Output Transition （Rise／Fall）Time | Tsdataotr | Half Speed Read <br> See the Figure 6 and 7 ，input $\mathrm{Tr} / \mathrm{Tf}=3.5$ to 10 ns | 2.1 | 10 | ns |
| Data Drive Release Time | Tsdataz | Half Speed Read <br> See the Figure 6 and 7 ，input $\mathrm{Tr} / \mathrm{Tf}=3.5$ to 10 ns | － | 18 | ns |
| Vio Supply Rise Time | TVIO－R | See the Figure 8 | － | 400 | $\mu \mathrm{s}$ |
| RFFE I／O Voltage Reset Timing | Tvio－rst | See the Figure 8 | 10 | － | $\mu \mathrm{s}$ |
| Signal Reset Delay Time | TsIGOL | See the Figure 8 | 120 | － | $\mu \mathrm{s}$ |
| RF Switching Time | Tsw | See the Figure 9 | － | 5 | $\mu \mathrm{s}$ |
| Switching Interval（Note 3） | Tint | See the Figure 9 | 20 | － | $\mu \mathrm{s}$ |
| Startup Time（Note 4） | Tsu | See the Figure 4 | － | 20 | $\mu \mathrm{s}$ |

Note 1 ：Input SDATA is sampled at the falling edge of the SCLK．
Note 2 ：Output SDATA changes at the rising edge of the SCLK．
Note 3 ：The time between the consecutive Register Write Command Sequences for the Switch State register． Note 4 ：The time for the switch to reach Active State．

Note ：The table of input SCLK signal conditions as below．

| Parameter | Symbol | Ratings |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
| SCLK Frequency | Fscle | Full Speed | 0.032 to 26 | MHz |
|  |  | Half Speed | 0.032 to 13 |  |
| SCLK Period | Tsclk | Full Speed | 0.038 to 32 | $\mu \mathrm{s}$ |
|  |  | Half Speed | 0.077 to 32 |  |
| SCLK Rise／Fall Time | Tsclekitr | Full／Half Speed | 3.5 to 6.5 | ns |
| SCLK Input Duty Cycle， High／Low Time | Tsclkdch <br> TsclkDCL | 50 |  | \％ |



Figure 6． $\mathbf{T s c L K d H} \mathrm{T}_{\text {scLKdCL，}} \mathrm{T}_{\text {scLKiH，}}, \mathrm{T}_{\text {scLKIL }}, \mathrm{T}_{\mathrm{s}}, \mathrm{T}_{\mathrm{H}}$


Figure 7． $\mathrm{T}_{\mathrm{D}}, \mathrm{T}_{\text {sdataotr }}, \mathrm{T}_{\text {sdataz }}$


Figure 8．Tvio－r， Tvio－rst， Tsigol


Figure 9．RF Switch Timing

## Approval Sheet

華新科技股份有限公司
Walsin Technology Corporation
Table 9．Register Mapping
Table 9．shows the list of the registers inside the RFASWE660DTF03．

| Register Address |  | Bits | Read／Write | Description | Default Value （binary） |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Hex | Binary |  |  |  |  |
| $0 \times 00$ | 00000 | ［7：0］ | R／W | Switch Control Register | See Table 10 |
| $0 \times 1 \mathrm{~A}$ | 11010 | ［7：0］ | R／W | RFFE Status（see Table 11） | 00000000 |
| $0 \times 1 \mathrm{~B}$ | 11011 | ［3：0］ | R／W | GSID | 00000000 |
| $0 \times 1 \mathrm{C}$ | 11100 | $\begin{aligned} & {[7: 6]} \\ & {[5: 0]} \end{aligned}$ | R／W | Power Mode（see Table 12） <br> Triggers（see Table 13） | $\begin{gathered} 00 \\ 000000 \end{gathered}$ |
| 0x1D | 11101 | ［7：0］ | R | Product ID | 01001001 |
| 0x1E | 11110 | ［7：0］ | R | Manufacturer ID［7：0］ | 00100110 |
| 0x1F | 11111 | $\begin{aligned} & {[7: 6]} \\ & {[5: 4]} \\ & {[3: 0]} \end{aligned}$ | R | SPARE | 00 |
|  |  |  |  | Manufacturer ID［9：8］ | 01 |
|  |  |  |  | USID | 1010 |

Note ：The RFASWE660DTF03 start－up procedure as below description．
The RFASWE660DTF03 requires to be disabled the triggers before programming the switch control registers when RFASWE660DTF03 operating in the active mode．The table of register address setup as below．

| Register Address |  | Bits | Read／Write | Value（binary） |
| :---: | :---: | :---: | :---: | :---: |
| Hex | Binary |  |  |  |
| $0 \times 1 C$ | 11100 | $[7: 6]$ <br> $[5: 0]$ | R／W | 00 <br> 111000 |

Table 10．Switch Control Register

| Antenna Path | Register＿0 Bits |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit［7］ | Bit［6］ | Bit［5］ | Bit［4］ | Bit［3］ | Bit［2］ | Bit［1］ | Bit［0］ |  |
| TRX1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |  |
| TRX2 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |  |
| TRX3 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |  |
| TRX4 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |  |
| TRX5 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |  |
| TRX6 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |  |
| TRX7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  |
| TRX8 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  |
| TRX9 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  |
| TRX10 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  |
| Sleep mode | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| Isolation mode | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |

Table 11．RFFE Status

| D［7：0］ | Read／Write | Description |
| :---: | :---: | :---: |
| D［7］ | R／W | SOFTWARE RESET |
| D［6］ | R | COMMAND＿FRAME＿PARITY＿ERR |
| D［5］ |  | COMMAND＿LENGTH＿ERR |
| D［4］ |  | ADDRESS＿FRAME＿PARITY＿ERR |
| D［3］ |  | DATA＿FRAME＿PARITY＿ERR |
| $\mathrm{D}[2]$ |  | READ＿UNUSED＿REG |
| $\mathrm{D}[1]$ |  | WRITE＿UNUSED＿REG |
| D［0］ |  | BID＿GID＿ERR |

Table 12．Power Mode

| $\mathrm{D}[7: 6]$ | Read／Write | Status |
| :---: | :---: | :--- |
| 00b | W | Part enters Active mode |
|  | R | Part is in Active mode |
| 01 b | W | Part enters Start Up mode－part is reset |
|  | R | Start Up mode will immediately transition to Low Power mode |
| 10 b | W | Part enters Low Power mode |
|  | R | Part is in Low Power mode |
| 11 b | $\mathrm{~N} / \mathrm{A}$ | Will not occur－The state is discarded |
|  |  | Will not occur－The state is discarded |

Table 13．Trigger States

| D［5：0］ | Read／Write | Status |
| :---: | :---: | :---: |
| D［5］ | R／W | $1=$ Trigger 2 Disabled， $0=$ Trigger 2 Enabled |
| D［4］ |  | $1=$ Trigger 1 Disabled， $0=$ Trigger 1 Enabled |
| D［3］ |  | $1=$ Trigger 0 Disabled， $0=$ Trigger 0 Enabled |
| $\mathrm{D}[2]$ | W | 1 ＝Load Bits to Trigger 2，Trigger 2 states is Disabled |
| D［1］ |  | 1 ＝Load Bits to Trigger 1，Trigger 1 states is Disabled |
| D［0］ |  | 1 ＝Load Bits to Trigger 0，Trigger 0 states is Disabled |

Table 14 Dimensions

| Figure |  |  |  | Symbol | Dimension |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Bottom View | L | $2.40 \pm 0.05 \mathrm{~mm}$ |
|  |  |  |  | W | $2.40 \pm 0.05 \mathrm{~mm}$ |
|  |  | $\sim \mathrm{T}-$ |  | T | $0.45 \pm 0.05 \mathrm{~mm}$ |
|  |  | $\square$ |  | A | $0.18 \pm 0.05 \mathrm{~mm}$ |
|  |  | ¢ |  | B | $0.20 \pm 0.05 \mathrm{~mm}$ |
|  |  |  |  | C | $0.60 \pm 0.05 \mathrm{~mm}$ |
|  |  | $\square$ |  | D | $1.01 \pm 0.05 \mathrm{~mm}$ |
|  |  | ロ |  | E | $0.18 \pm 0.05 \mathrm{~mm}$ |
| Top View |  | Side View |  | F | $0.20 \pm 0.05 \mathrm{~mm}$ |
|  |  | G |  | $0.60 \pm 0.05 \mathrm{~mm}$ |
|  |  | H |  | $1.01 \pm 0.05 \mathrm{~mm}$ |
|  |  | 1 |  | $1.30 \pm 0.05 \mathrm{~mm}$ |
|  |  | J |  | $1.30 \pm 0.05 \mathrm{~mm}$ |
|  |  | K |  | $0.15 \times 0.15 \mathrm{~mm}$ |

Solder land pattern for reference only


Figure 10．Solder Land Pattern Top View

Reliability test

| TEST | PROCEDURE／TEST METHOD | REQUIREMENT |
| :---: | :---: | :---: |
| Solderability JIS C 0050－4．6 JESD22－B102D | ＊Solder bath temperature ： $255 \pm 5^{\circ} \mathrm{C}$ <br> ＊Immersion time ： $5 \pm 0.5 \mathrm{sec}$ <br> Solder：Sn3Ag0．5Cu for lead－free | At least $95 \%$ of a surface of each terminal electrode must be covered by fresh solder． |
| High temperature JIS C 0021 | ＊Temperature ： $90^{\circ} \mathrm{C} \pm 2^{\circ} \mathrm{C}$ <br> ＊Test duration ：1000＋24／－0 hours <br> Measurement to be made after keeping at room temperature for $24 \pm 2 \mathrm{hrs}$ | No mechanical damage． <br> Electrical specification shall satisfy the descriptions in electrical characteristics under the operational temperature range within－30 $\sim 90^{\circ} \mathrm{C}$ ． |
| Low temperature JIS C 0020 | ＊Temperature ：$-30^{\circ} \mathrm{C} \pm 2^{\circ} \mathrm{C}$ <br> ＊Test duration ：1000＋24／－0 hours <br> Measurement to be made after keeping at room temperature for $24 \pm 2 \mathrm{hrs}$ | No mechanical damage． <br> Electrical specification shall satisfy the descriptions in electrical characteristics under the operational temperature range within－30 $\sim 90^{\circ} \mathrm{C}$ ． |
| Temperature cycle JIS C 0025 | 1． $30 \pm 3$ minutes at $-30 \pm 3^{\circ} \mathrm{C}$ ， <br> 2． $10 \sim 15$ minutes at room temperature， <br> 3． $30 \pm 3$ minutes at $+90 \pm 3^{\circ} \mathrm{C}$ ， <br> 4． $10 \sim 15$ minutes at room temperature， <br> Total 100 continuous cycles <br> Measurement to be made after keeping at room temperature for $24 \pm 2$ hrs | No mechanical damage． <br> Electrical specification shall satisfy the descriptions in electrical characteristics under the operational temperature range within $-30 \sim 90^{\circ} \mathrm{C}$ ． |
| High temperature operation life（HTOL） | ＊Temperature ： $90^{\circ} \mathrm{C}$ <br> ＊VDD $=4.8 \mathrm{~V}$ <br> ＊Time ：1000＋24／－0 hrs． <br> Measurement to be made after keeping at room temperature for $24 \pm 2$ hrs | No mechanical damage． <br> Electrical specification shall satisfy the descriptions in electrical characteristics under the operational temperature range within－30 $\sim 90^{\circ} \mathrm{C}$ ． |

## Soldering condition

Typical examples of soldering processes that provide reliable joints without any damage are given in Figure 11.


Figure 11．Infrared soldering profile

## Approval Sheet

## Ordering code

| RF | ASW | E | 660D | T |
| :---: | :---: | :---: | :---: | :---: |
| RF module | Module type | Application | Design Code | Packing |
| RF： | ASW：Antenna Switch | E：SP10T |  | T：Taping |
| Walsin RF Switch Device |  |  |  |  |

Minimum Ordering Quantity： 3000 pcs per reel．

## Packaging



Plastic Tape specifications（unit ：mm）

| Index | Ao | Bo | ФD | T | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension（mm） | $2.60 \pm 0.10$ | $2.60 \pm 0.10$ | $1.50 \pm 0.10$ | $1.04 \pm 0.10$ | $12.0 \pm 0.20$ |
| Index | E | $F$ | Po | P1 | P2 |
| Dimension（mm） | $1.75 \pm 0.10$ | $5.50 \pm 0.05$ | $4.00 \pm 0.10$ | $4.00 \pm 0.10$ | $2.00 \pm 0.10$ |

## Reel dimensions



| Index | A | B | C |
| :--- | :---: | :---: | :---: |
| Dimension（mm） | $\Phi 178.0$ | $\Phi 60.0$ | $\Phi 13.0$ |

Taping Quantity ： 3000 pieces per 7＂reel

## Approval Sheet

## Caution of handling

## Limitation of Applications

Please contact us before using our products for the applications listed below which require especially high reliability for the prevention of defects，which might directly cause damage to the third party＇s life，body or property．
（1）Aircraft equipment
（2）Aerospace equipment
（3）Undersea equipment
（4）Medical equipment
（5）Disaster prevention／crime prevention equipment
（6）Traffic signal equipment
（7）Transportation equipment（vehicles，trains，ships，etc．）
（8）Applications of similar complexity and／or reliability requirements to the applications listed in the above．

## Storage condition

（1）Products should be used in 6 months from the day of WALSIN outgoing inspection，which can be confirmed．
（2）Storage environment condition．
－Products should be storage in the warehouse on the following conditions．
－Temperature：：-10 to $+40^{\circ} \mathrm{C}$
－Humidity $: 30$ to $70 \%$ relative humidity
－Don＇t keep products in corrosive gases such as sulfur．Chlorine gas or acid or it may cause oxidization of electrode，resulting in poor solderability．
－Products should be storage on the palette for the prevention of the influence from humidity，dust and son on．
－Products should be storage in the warehouse without heat shock，vibration，direct sunlight and so on．
－Products should be storage under the airtight packaged condition．

