

#### Is Now Part of



### ON Semiconductor®

# To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to Fairchild <a href="guestions@onsemi.com">guestions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer

December 2015



## FSB70550

### Motion SPM® 7 Series

#### **Features**

- UL Certified No. E209204 (UL1557)
- · High Performance PQFN Package
- 500 V  $R_{DS(on)}$  = 1.85  $\Omega(Max)$  FRFET MOSFET 3-Phase Inverter with Gate Drivers and Protection
- Separate Open-Source Pins from Low-Side MOSFETs for Three-Phase Current-Sensing
- Active-HIGH Interface, Works with 3.3 / 5 V Logic, Schmitt-trigger Input
- · Optimized for Low Electromagnetic Interference
- HVIC Temperature-Sensing Built-In for Temperature Monitoring
- HVIC for Gate Driving with Under-Voltage Protection and Interlock Function
- Isolation Rating: 1500 V<sub>rms</sub> / min.
- · Moisture Sensitive Level (MSL) 3
- RoHS Compliant

 3-Phase Inverter Driver for Small Power AC Motor Drives

#### Related Source

**Application** 

- AN-9077 Motion SPM® 7 Series User's Guide
- <u>AN-9078 Surface Mount Guidelines for Motion</u> SPM® 7 Series

#### **General Description**

The FSB70550 is an advanced Motion SPM® 7 module providing a fully-featured, high-performance inverter output stage for AC Induction, BLDC and PMSM motors. These modules integrate optimized gate drive of the built-in MOSFETs (FRFET® technology) to minimize EMI and losses, while also providing multiple on-module protection features including under-voltage lockouts, thermal monitoring, fault reporting and interlock function. The built-in one HVIC translates the incoming logic-level gate inputs to the high-voltage, high-current drive signals required to properly drive the module's internal MOSFETs. Separate open-souce MOSFET terminals are available for each phase to support the widest variety of control algorithms.



#### 3D Package Drawing (Click to Activate 3D Content)

#### Package Marking & Ordering Information

<b>Device Marking</b>	Device	Package Reel Size		Tape Width	Quantity	
FSB70550	FSB70550	PQFN27A	13"	24 mm	1000 units	

### **Absolute Maximum Ratings**

Inverter Part (each MOSFET unless otherwise specified.)

Symbol	Parameter	Conditions	Rating	Unit
V <sub>DSS</sub>	Drain-Source Voltage of Each MOSFET		500	V
*I <sub>D 25</sub>	Each MOSFET Drain Current, Continuous	T <sub>CB</sub> = 25°C (1st Notes 1)	5.3	Α
*I <sub>D 80</sub>	Each MOSFET Drain Current, Continuous	$T_{CB} = 80^{\circ}C$	3.9	Α
*I <sub>DP</sub>	Each MOSFET Drain Current, Peak	T <sub>CB</sub> = 25°C, PW < 100 μs	10.6	Α
*P <sub>D</sub>	Maximum Power Dissipation	T <sub>CB</sub> = 25°C, For Each MOSFET	110	W

#### Control Part (each HVIC unless otherwise specified.)

Symbol	Parameter	Conditions	Rating	Unit
V <sub>DD</sub>	Control Supply Voltage	Applied Between V <sub>DD</sub> and COM	20	V
V <sub>BS</sub>	High-side Bias Voltage	Applied Between V <sub>B</sub> and V <sub>S</sub>	20	V
V <sub>IN</sub>	Input Signal Voltage	Applied Between IN and COM	-0.3 ~ V <sub>DD</sub> + 0.3	V
V <sub>FO</sub>	Fault Output Supply Voltage	Applied Between FO and COM	-0.3 ~ V <sub>DD</sub> + 0.3	V
I <sub>FO</sub>	Fault Output Current	Sink Current FO Pin	5	mA
V <sub>CSC</sub>	Current Sensing Input Voltage	Applied Between Csc and COM	-0.3 ~ V <sub>DD</sub> + 0.3	V

### **Total System**

Symbol	Parameter	Conditions	Rating	Unit
T <sub>J</sub>	Operating Junction Temperature		-40 ~ 150	°C
T <sub>STG</sub>	Storage Temperature		-40 ~ 125	°C
V <sub>ISO</sub>	Isolation Voltage	60 Hz, Sinusoidal, 1 Minute, Connection Pins to Heat Sink Plate	1500	$V_{rms}$

#### 1st Notes:

- 1.  $T_{\mbox{\footnotesize{CB}}}$  is pad temperature of case bottom.
- 2. Marking " \* " is calculation value or design factor.

### Pin descriptions

Pin Number	Pin Name	Pin Description
1	/FO	Fault Output
2	V <sub>TS</sub>	Voltage Output of HVIC Temperature
3	Cfod	Capacitor for Duration of Fault Output
4	Csc	Capacitor (Low-pass Filter) for Short-circuit Current Detection Input
5	V <sub>DD</sub>	Supply Bias Voltage for IC and MOSFETs Driving
6	IN_UH	Signal Input for High-side U Phase
7	IN_VH	Signal Input for High-side V Phase
8 (8a)	СОМ	Common Supply Ground
9	IN_WH	Signal Input for High-side W Phase
10	IN_UL	Signal Input for Low-side U Phase
11	IN_VL	Signal Input for Low-side V Phase
12	IN_WL	Signal Input for Low-side W Phase
13	Nu	Negative DC-Link Input for U Phase
14	U	Output for U Phase
15	Nv	Negative DC-Link Input for V Phase
16	V	Output for V Phase
17	W	Output for W Phase
18	Nw	Negative DC-Link Input for W Phase
19	V <sub>S(W)</sub>	High-side Bias Voltage Ground for W phase Mosfet driving
20	P <sub>W</sub>	Positive DC-Link Input for W Phase
21	$P_V$	Positive DC-Link Input for V Phase
22	$P_{U}$	Positive DC-Link Input for U Phase
23 (23a)	V <sub>S(V)</sub>	High-side Bias Voltage Ground for V Phase MOSFETs Driving
24 (24a)	V <sub>S(U)</sub>	High-side Bias Voltage Ground for U Phase MOSFETs Driving
25	V <sub>B(U)</sub>	High-side Bias Voltage for U Phase MOSFETs Driving
26	$V_{B(V)}$	High-side Bias Voltage for V Phase MOSFETs Driving
27	V <sub>B(W)</sub>	High-side Bias Voltage for W Phase MOSFETs Driving




Figure 1. Pin Configuration and Internal Block Diagram

#### 1st Notes

- Source terminal of each low-side MOSFET is not connected to supply ground or bias voltage ground inside Motion SPM® 7 product. External connections should be made as indicated in Figure 2.
- 5. The suffix -a pad is connected with same number pin. ex) 8 and 8a is connected inside.

### **Electrical Characteristics** ( $T_J = 25$ °C, $V_{DD} = V_{BS} = 15$ V unless otherwise specified.)

Inverter Part (each MOSFET unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
BV <sub>DSS</sub>	Drain - Source Breakdown Voltage	V <sub>IN</sub> = 0 V, I <sub>D</sub> = 1 mA (2nd Notes 1)	500	-	-	V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>IN</sub> = 0 V, V <sub>DS</sub> = 500 V	-	-	1	mA
R <sub>DS(on)</sub>	Static Drain - Source Turn-On Resistance	V <sub>DD</sub> = V <sub>BS</sub> = 15 V, V <sub>IN</sub> = 5 V, I <sub>D</sub> = 1.0 A	-	1.6	1.85	Ω
V <sub>SD</sub>	Drain - Source Diode Forward Voltage	$V_{DD} = V_{BS} = 15V, V_{IN} = 0 V, I_{D} = -1.0 A$	-	0.9	1.2	V
t <sub>ON</sub>			-	600	-	ns
t <sub>D(ON)</sub>			-	540	-	ns
t <sub>OFF</sub>		$V_{PN} = 300 \text{ V}, V_{DD} = V_{BS} = 15 \text{ V}, I_D = 1.0 \text{ A}$ $V_{IN} = 0 \text{ V} \leftrightarrow 5 \text{ V}, Inductive Load L = 3 mH$	i	480	-	ns
t <sub>D(OFF)</sub>	Switching Times		•	410	-	ns
I <sub>rr</sub>	Switching filles	Low-Side MOSFET Switching	-	1.4	-	Α
t <sub>rr</sub>		(2nd Notes 2)	-	90	-	ns
E <sub>ON</sub>			-	45	-	μJ
E <sub>OFF</sub>			-	7	-	μJ

#### Control Part (each HVIC unless otherwise specified.)

Symbol	Parameter	Conditi	Conditions		Тур	Max	Units
I <sub>QDD</sub>	Quiescent V <sub>DD</sub> Current	V <sub>DD</sub> =15V, V <sub>IN</sub> =0V	V <sub>DD</sub> - COM	-	1.7	3.0	mA
I <sub>QBS</sub>	Quiescent V <sub>BS</sub> Current	V <sub>BS</sub> =15V, V <sub>IN</sub> =0V	$\begin{vmatrix} V_{B(X)} \text{-} V_{S(X)}, V_{B(V)} \text{-} V_{S(V)}, \\ V_{B(W)} \text{-} V_{S(W)} \end{vmatrix}$	i	45	70	μΑ
I <sub>PDD</sub>	Operating V <sub>DD</sub> Current	V <sub>DD</sub> =15V,F <sub>PWM</sub> =20kHz, duty=50%, PWM signal input for Low side	duty=50%, PWM signal V <sub>DD</sub> - COM		1.9	3.2	mA
I <sub>PBS</sub>	Operating V <sub>BS</sub> Current	$\begin{array}{c} V_{BS} = 15 \text{V}, F_{PWM} = 20 \text{kHz}, \\ \text{duty} = 50\%, \text{ PWM signal} \\ \text{input for High side} \end{array} \qquad V_{B(U)} \cdot V_{S(U)}, V_{B(V)} \cdot V_{S(V)}$		-	300	400	μА
UV <sub>DDD</sub>	Low-side Undervoltage	V <sub>DD</sub> Undervoltage Protection Detection Level		7.4	8.0	9.4	٧
UV <sub>DDR</sub>	Protection (Figure 6)	V <sub>DD</sub> Undervoltage Protection Reset Level		8.0	8.9	9.8	V
UV <sub>BSD</sub>	High-side Undervoltage	V <sub>BS</sub> Undervoltage Protection Detection Level		7.4	8.0	9.4	V
UV <sub>BSR</sub>	Protection (Figure 7)	V <sub>BS</sub> Undervoltage Protection Reset Level		8.0	8.9	9.8	V
V <sub>TS</sub>	HVIC Temperature sensing voltage output	V <sub>DD</sub> =15V, T <sub>HVIC</sub> =25°C (2nd Notes 3)		580	675	770	mV
V <sub>IH</sub>	ON Threshold Voltage	Logic High Level		-	-	2.4	V
V <sub>IL</sub>	OFF Threshold Voltage	Logic Low Level		0.8	-	-	V
V <sub>SC(ref)</sub>	SC Current Trip Level	V <sub>DD</sub> =15V C <sub>SC</sub> - COM		0.45	0.5	0.55	٧
t <sub>FOD</sub>	Fault-out Pulse Width	C <sub>FOD</sub> =33nF (2nd Notes 4)		1.0	1.4	1.8	ms

#### 2nd Notes:

<sup>1.</sup> BV<sub>DSS</sub> is the absolute maximum voltage rating between drain and source terminal of each MOSFET inside Motion SPM<sup>®</sup> 7 product. V<sub>PN</sub> should be sufficiently less than this value considering the effect of the stray inductance so that V<sub>PN</sub> should not exceed BV<sub>DSS</sub> in any case.

<sup>2.</sup> t<sub>ON</sub> and t<sub>OFF</sub> include the propagation delay of the internal drive IC. Listed values are measured at the laboratory test condition, and they can be different according to the field applications due to the effect of different printed circuit boards and wirings. Please see Figure 3 for the switching time definition with the switching test circuit of Figure 4.

<sup>3.</sup>  $V_{\text{TS}}$  is only for sensing-temperature of module and cannot shutdown MOSFETs automatically.

<sup>4.</sup> The fault-out pulse width  $t_{FOD}$  depends on the capacitance value of  $C_{FOD}$  according to the following approximate equation :  $C_{FOD} = 24 \times 10^{-6} \times t_{FOD}$  [F]

### **Recommended Operating Condition**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V <sub>PN</sub>	Supply Voltage	Applied Between P and N	-	300	400	V
V <sub>DD</sub>	Control Supply Voltage	Applied Between V <sub>DD</sub> and COM	13.5	15.0	16.5	V
$V_{BS}$	High-Side Bias Voltage	Applied Between $V_B$ and $V_S$	13.5	15.0	16.5	٧
dV <sub>DD</sub> /dt, dV <sub>BS</sub> /dt	Control Supply Variation		-1.0	-	1.0	V/μs
t <sub>dead</sub>	Blanking Time for Preventing Arm-Short	$V_{DD} = V_{BS} = 13.5 \sim 16.5 \text{ V}, T_{J} \le 150 ^{\circ}\text{C}$	500	-	-	ns
f <sub>PWM</sub>	PWM Switching Frequency	$T_{J} \le 150^{\circ}C$	-	15	=	kHz

#### **Thermal Resistance**

Sy	mbol	Parameter		r	Conditions	Min.	Тур.	Max.	Unit
R	$R_{ heta JCB}$	Junction to	o Case sistance		Single MOSFET Operating Condition (3rd Notes 1)	-	0.9	-	°C/W




Figure 2. Recommended MCU Interface and Bootstrap Circuit with Parameters

#### 3rd Notes

- 1.  $R_{\theta JCB}$  is simulation value with application board layout. (Please refer user's guide SPM7 series)
- 2. Parameters for bootsrap circuit elements are dependent on PWM algorithm. For 15 kHz of switching frequency, typical example of parameters is shown above.
- 3. RC coupling(R<sub>5</sub> and C<sub>5</sub>) at each input (indicated as dotted lines) may be used to prevent improper input signal due to surge noise. Signal input of SPM<sup>®</sup> is compatible with standard CMOS or LSTTL outptus.
- 4. Bold lines should be short and thick in PCB pattern to have small stray inductance of circuit, which results in the reduction of surge voltage.




Figure 3. Switching Time Definition




Figure 4. Switching Test Circuit (Low-side)





Figure 5. Under Voltage Protection



**Figure 6. Short-Circuit Current Protection** 

(with the external shunt resistance and CR connection)

c1: Normal operation: MOSFET ON and carrying current.

c2 : Short circuit current detection (SC trigger).

c3: Hard MOSFET gate interrupt.

c4: MOSFET turns OFF.

 ${\tt c5}$  : Fault output timer operation start : Fault-out width  $({\it t}_{\tt FOD})$ 

c6: Input "L": MOSFET OFF state.

c7: Input "H": MOSFET ON state, but during the active period of fault output the MOSFET doesn't turn ON.

c8: MOSFET OFF state




Figure 7. Timing Chart of Interlock Function




Figure 8. Temperature profile  $V_{TS}$  vs.  $T_{HVIC}$ 






Figure 9. Example of Application Circuit

#### 4th Notes

- 1. RC-coupling ( $R_5$  and  $C_5$ ,  $R_2$  and  $C_6$ ) and  $C_1$ ,  $C_5$ ,  $C_7$ ,  $C_8$  at each input of Motion SPM $^{\otimes}$ 7 product and MCU are useful to prevent improper input signal caused by surge-noise.
- 2. Ground-wires and output terminals, should be thick and short in order to avoid surge-voltage and malfunction of HVIC.
- 3. All the filter capacitors should be connected close to Motion SPM 7 product, and they should have good characteristics for rejecting high-frequency ripple current.





#### LAND PATTERN RECOMMENDATION SCALE: 2:1

NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE IS NOT PRESENTLY REGISTERED TO ANY STANDARD COMMITTEE.
- B) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- C) ALL DIMENSIONS ARE IN MILLIMETERS.
- D) DRAWING CONFORMS TO ASME Y14.5M-1994.
- E) LAND PATTERN REFERENCE: QFN65P1290X1290X140-40N-40N
- F) DRAWING FILE NAME: MKT-PQFN27AREV3.
- G) IT IS NOT NECESSARY TO SOLDER 23a AND 24a, AND CAN BE OMITTED FROM THE FOOTPRINT
- H) FAIRCHILD SEMICONDUCTOR

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative