MC74HCT366A

Hex 3-State Inverting Buffer with Common Enables and LSTTL Compatible Inputs

High-Performance Silicon-Gate CMOS

The MC74HCT366A is identical in pinout to the LS366. The device inputs are compatible with standard CMOS or LSTTL outputs.

This device is a high-speed hex buffer with 3-state outputs and two common active-low Output Enables. When either of the enables is high, the buffer outputs are placed into high-impedance states. The HCT366A has inverting outputs.

Features

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 90 FETs or 22.5 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These are Pb-Free Devices*



ON Semiconduc

http://onsemi.com





A = Assembly Locatio

WL, L = Wafer Lot Y = Year

WW, W = Work Week

G or • = Pb-Free Package (Note: Microdot may be in either

ORDERING INFORMA

See detailed ordering and shipping informations section on page 2 of this data

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

© Semiconductor Components Industries, LLC, 2014

March, 2014 - Rev. 2

1

Publication

MC74HCT366A




Figure 1. Pin Assignment

FUNCTION TABLE

Inputs			Output
Enable 1	Enable 2	Α	Υ
LHX	LXH	L H X	H L Z Z

X = don't care

Z = high impedance




Figure 2. Logic Diagram

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74HCT366ADG	SOIC-16	48 Units / Rai
MC74HCT366ADR2G	(Pb-Free)	2500 Units / Re
MC74HCT366ADTR2G	TSSOP-16	2500 Units / Re
NLVHCT366ADTRG*	(Pb-Free)	2500 Units / Re

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Specifications Brochure, BRD8011/D.

^{*}NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qu Capable.

http://onsemi.com

2

MC74HCT366A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	- 0.5 to V _{CC} + 0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	- 0.5 to V _{CC} + 0.5	V
I _{in}	DC Input Current, per Pin	± 20	mA
l _{out}	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V_{CC} and GND Pins	± 50	mA
P _D	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

†Derating — SOIC Package: - 7 mW/°C from 65° to 125°C TSSOP Package: - 6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)		6.0	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		V _{CC}	V
T _A	Operating Temperature, All Package Types		+ 125	°C
t _r , t _f	Input Rise and Fall Time $V_{CC} = 2.0 \text{ V}$ (Figure 1) $V_{CC} = 3.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	0 0 0	1000 600 500 400	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

	·	· · · · · · · · · · · · · · · · · · ·						
				Gu	ıaranteed Li	Limit		
Symbol	Parameter	Test Conditions	V _{CC} V	– 55 to 25°C	≤ 85°C	<u> </u>		
V _{IH}	Minimum High-Level Input Voltage	$V_{out} = V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$	4.5 to 5.5	2.0	2.0			
V _{IL}	Maximum Low-Level Input Voltage	$V_{out} = 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$	4.5 to 5.5	0.80	0.80			
V _{OH}	Minimum High-Level Output Voltage	$V_{in} = V_{IH}$ $ I_{out} \le 20 \mu A$	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9			
		$\begin{aligned} V_{in} = V_{IH} & & \left I_{out} \right \leq 3.6 \text{ mA} \\ \left I_{out} \right \leq 6.0 \text{ mA} \\ \left I_{out} \right \leq 7.8 \text{ mA} \end{aligned}$	3.0 4.5 6.0	2.48 3.98 5.48	2.34 3.84 5.34			
V _{OL}	Maximum Low-Level Output Voltage	$V_{in} = V_{IL}$ $ I_{out} \le 20 \mu A$	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1			
		$V_{in} = V_{IL}$ $ I_{out} \le 3.6 \text{ mA}$ $ I_{out} \le 6.0 \text{ mA}$	3.0 4.5	0.26 0.26	0.33 0.33			

This device co circuitry to guard due to high static v fields. However, be taken to avoid a voltage higher that voltages to this hig cuit. For proper o Vout should be co range GND ≤ (V_{ir} Unused inputs

tied to an appropr level (e.g., either Unused outputs m

			0.0	0.26	0.33	
I _{in}	Maximum Input Leakage Current	V _{in} = V _{CC} or GND	6.0	± 0.1	± 1.0	

http://onsemi.com

3