# Octal D Flip-Flop with Common Clock and Enable

# **High-Performance Silicon-Gate CMOS**

The MC74HC377A is identical in pinout to the LS273. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of eight D flip–flops with common Clock and Enable  $(\overline{E})$  inputs. Each flip–flop is loaded with a low–to–high transition of the Clock input. Enable  $(\overline{E})$  is active low.

# Features

- Output Drive Capability: 10 LSTTL Loads
- · Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 264 FETs or 66 Equivalent Gates
- These are Pb-Free Devices




# ON Semiconductor®

http://onsemi.com

#### MARKING DIAGRAMS




SOIC-20 DW SUFFIX CASE 751D





TSSOP-20 DT SUFFIX CASE 948E




A = Assembly Location

WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
G = Pb-Free Package
• = Pb-Free Package

(Note: Microdot may be in either location)

#### PIN ASSIGNMENT



#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.




Figure 1. Logic Diagram

#### **FUNCTION TABLE**

On		Inputs	Outputs	
Operating Modes	Clock	Ē	Dn	Qn
Load "1"	1	I	h	Н
Load "0"	1	I	I	L
Hold (Do Nothing)	↑ X	h H	X	No Change No Change

H = HIGH voltage level

h = HIGH voltage level one setup time prior to the LOW-to-HIGH CP transition L = LOW voltage level

I = LOW voltage level one setup time prior to the LOW-to-HIGH CP transition

1 = LOW-to-HIGH CP transition

X = Don't Care

Design Criteria	Value	Units
Internal Gate Count*	66	ea
Internal Gate Propagation Delay	1.5	ns
Internal Gate Power Dissipation	5.0	μW
Speed Power Product	.0075	рJ

<sup>\*</sup>Equivalent to a two-input NAND gate.

# ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
MC74HC377ADWG	SOIC-20 WIDE (Pb-Free)	38 Units / Rail
MC74HC377ADWR2G	SOIC-20 WIDE (Pb-Free)	1000 Tape & Reel
MC74HC377ADTG	TSSOP-20* 75 Units / Ra	
MC74HC377ADTR2G	TSSOP-20*	2500 Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>This package is inherently Pb-Free.

#### MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to + 7.0	V
V <sub>in</sub>	DC Input Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> + 0.5	V
V <sub>out</sub>	DC Output Voltage (Referenced to GND)	$-0.5$ to $V_{CC}$ + 0.5	V
I <sub>in</sub>	DC Input Current, per Pin	±20	mA
I <sub>out</sub>	DC Output Current, per Pin	±25	mA
Icc	DC Supply Current, V <sub>CC</sub> and GND Pins	± 50	mA
P <sub>D</sub>	Power Dissipation in Still Air SOIC Package <sup>†</sup> TSSOP Package <sup>†</sup>	500 450	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

†Derating - SOIC Package: - 7 mW/°C from 65° to 125°C

TSSOP Package: - 6.1 mW/°C from 65° to 125°C

# This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $V_{in}$ and $V_{out}$ should be constrained to the range GND $\leq$ ( $V_{in}$ or $V_{out}$ ) $\leq$ $V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{\rm CC}$ ). Unused outputs must be left open.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Referenced to GND)		0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature, All Package Types		-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time $V_{CC} = 2$ . (Figure 2) $V_{CC} = 4$ . $V_{CC} = 6$ .	5 V	0 0 0	1000 500 400	ns

# DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Gu	aranteed Li	mit	
Symbol	Parameter	Test Cond	litions	v <sub>cc</sub> v	–55 to 25°C	≤ 85°C	≤ 125°C	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage	$V_{out} = V_{CC} - 0.1 \text{ V}$ $ I_{out}  \le 20 \mu\text{A}$		2.0 3.0 4.5 6.0	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	V
V <sub>IL</sub>	Maximum Low-Level Input Voltage	$V_{out} = 0.1 \text{ V}$ $ I_{out}  \le 20 \mu\text{A}$		2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	$V_{in} = V_{IH}$ $ I_{out}  \le 20 \mu A$		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		V <sub>in</sub> = V <sub>IH</sub>	$ I_{out}  \le 4.0 \text{ mA}$ $ I_{out}  \le 5.2 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.7 5.2	
V <sub>OL</sub>	Maximum Low-Level Output Voltage	$V_{in} = V_{IL}$ $ I_{out}  \le 20 \mu A$		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		V <sub>in</sub> = V <sub>IL</sub>	$ I_{out}  \le 4.0 \text{ mA}$ $ I_{out}  \le 5.2 \text{ mA}$	4.5 6.0	0.26 0.26	0.33 0.33	0.4 0.4	
I <sub>in</sub>	Maximum Input Leakage Current	V <sub>in</sub> = V <sub>CC</sub> or GND		6.0	±0.1	±1.0	±1.0	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$		6.0	4.0	40	160	μА


# AC Electrical Characteristics ( $C_L$ = 50 pF, Input $t_p$ , $t_f$ = 6.0 ns)

				Gua	ranteed Li	mits	
Symbol	Parameter	Test Conditions	V <sub>CC</sub> (V)	-55°C to 25°	≤ <b>85°C</b>	≤ 125°C	Unit
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay	Figures 2, 4	2.0	160	200	240	ns
	Clock to Qn		4.5	32	40	48	1
			6.0	27	34	41	1
t <sub>THL</sub> , t <sub>TLH</sub>	Maximum Output Transition	Figures 2, 4	2.0	75	95	110	ns
	Time		4.5	15	19	22	1
			6.0	13	16	19	1
t <sub>W</sub>	Minimum Clock Pulse Width	Figure 2	2.0	80	100	120	ns
	High or Low		4.5	16	20	24	1
			6.0	4	17	20	1
t <sub>su</sub>	Minimum Set-up Time	Figure 3	2.0	60	75	90	ns
	D <sub>n</sub> to Clock		4.5	12	15	18	1
			6.0	10	13	15	1
t <sub>su</sub>	Minimum Set-up Time	Figure 3	2.0	60	75	90	ns
	Enable to Clock		4.5	12	15	18	1
			6.0	10	13	15	1
t <sub>h</sub>	Minimum Hold Time	Figure 3	2.0	3	3	3	ns
	D <sub>n</sub> to Clock		4.5	3	3	3	1
			6.0	3	3	3	1
t <sub>h</sub>	Minimum Hold Time	Figure 3	2.0	4	4	4	ns
	Enable to Clock		4.5	4	4	4	1
			6.0	4	4	4	1
f <sub>max</sub>	Maximum Clock Pulse	Figures 2, 4	2.0	6	5	4	ns
Frequency (50% duty cycle)	Frequency (50% duty cycle)	Frequency (50% duty cycle)	4.5	30	24	20	1
			6.0	35	28	24	1
C <sub>in</sub>	Maximum Input Capacitance		-	10	10	10	pF

CPD		Typical @ 25°C, V <sub>CC</sub> = 5.0 V	pF	l
(Note 1)	Power Dissipation Capacitance	35		l

<sup>1.</sup>  $C_{PD}$  is defined as the value of the IC's equivalent capacitance from which the operating current can be calculated from:  $I_{CC}$ (operating)  $\approx C_{PD} \times V_{CC} \times f_{IN} \times N_{SW}$  where  $N_{SW}$  = total number of outputs switching and  $f_{IN}$  = switching frequency.

# **SWITCHING WAVEFORMS**







Figure 3.

Figure 2.



\*Includes all probe and jig capacitance

Figure 4. Test Circuit





Figure 5. Expanded Logic Diagram

# PACKAGE DIMENSIONS

SOIC-20 DW SUFFIX CASE 751D-05 ISSUE G




- NOTES:
  1. DIMENSIONS ARE IN MILLIMETERS.
  2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
  3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
  5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS				
DIM	MIN	MAX			
Α	2.35	2.65			
A1	0.10	0.25			
В	0.35	0.49			
С	0.23	0.32			
D	12.65	12.95			
E	7.40	7.60			
е	1.27	BSC			
Н	10.05	10.55			
h	0.25	0.75			
L	0.50	0.90			
θ	0 °	7°			

#### PACKAGE DIMENSIONS

TSSOP-20 DT SUFFIX CASE 948E-02 ISSUE C



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative