Octal 3-State Noninverting Buffer/Line Driver/Line Receiver

High–Performance Silicon–Gate CMOS


The MC74HC541A is identical in pinout to the LS541. The device inputs are compatible with Standard CMOS outputs. External pull-up resistors make them compatible with LSTTL outputs.

The HC541A is an octal noninverting buffer/line driver/line receiver designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. This device features inputs and outputs on opposite sides of the package and two ANDed active-low output enables.

The HC541A is similar in function to the HC540A, which has inverting outputs.

Features

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1 µA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance With the JEDEC Standard No. 7 A Requirements
- Chip Complexity: 134 FETs or 33.5 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant






ON Semiconductor®

http://onsemi.com



CASE 948E



MARKING DIAGRAMS

| HC541A AWLYYWWG 1 UUUUUUUU | |
|----------------------------------|--|
| SOIC-20 | TSSOP-20 |
| WL, L = YY, Y = WW, W = | Assembly Location Wafer Lot Year Work Week Pb–Free Package |
| | may be in either location) |

(Note: Microdot may be in either location)

FUNCTION TABLE

| Inputs | | | |
|--------|-------------|--|--|
| Α | Output Y | | |
| L | L | | |
| н | Н | | |
| Х | Z | | |
| Х | Z | | |
| | | | |
| | L H X | | |

Z = High Impedance

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

MAXIMUM RATINGS

| Symbol | F | Value | Unit | |
|----------------------|--|--|-----------------------------------|------|
| V _{CC} | DC Supply Voltage | | -0.5 to +7.0 | V |
| VI | DC Input Voltage | | $-0.5 \le V_I \le V_{CC} + 0.5$ | V |
| Vo | DC Output Voltage (Note 1) | | $-0.5 \leq V_O \leq V_{CC} + 0.5$ | V |
| Ι _{ΙΚ} | DC Input Diode Current | | ±20 | mA |
| I _{OK} | DC Output Diode Current | | ±35 | mA |
| Ι _Ο | DC Output Sink Current | | ±35 | mA |
| I _{CC} | DC Supply Current per Supply Pin | | ±75 | mA |
| I _{GND} | DC Ground Current per Ground Pin | | ±75 | mA |
| T _{STG} | Storage Temperature Range | | -65 to +150 | °C |
| ΤL | Lead Temperature, 1 mm from Case for | or 10 Seconds | 260 | °C |
| TJ | Junction Temperature under Bias | | +150 | °C |
| θ_{JA} | Thermal Resistance | SOIC TSSOP | 96 128 | °C/W |
| PD | Power Dissipation in Still Air at 85°C | SOIC TSSOP | 500 450 | mW |
| MSL | Moisture Sensitivity | | Level 1 | |
| F_{R} | Flammability Rating | Oxygen Index: 30% – 35% | UL 94 V–0 @ 0.125 in | |
| V _{ESD} | ESD Withstand Voltage | Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4) | > 4000 > 300 > 1000 | V |
| I _{Latchup} | Latchup Performance | Above V_{CC} and Below GND at 85°C (Note 5) | ±300 | mA |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. I_O absolute maximum rating must be observed.

Tested to EIA/JESD22–A114–A.
Tested to EIA/JESD22–A115–A.

4. Tested to JESD22-C101-A.

5. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | | Min | Max | Unit |
|---------------------------------------|--|---|-------------|--------------------|------|
| V _{CC} | DC Supply Voltage | (Referenced to GND) | 2.0 | 6.0 | V |
| V _{IN} , V _{OUT} | DC Input Voltage, Output Voltage | (Referenced to GND) | 0 | V _{CC} | V |
| T _A | Operating Temperature Range, All Package Types | | -55 | +125 | °C |
| t _r , t _f | Input Rise/Fall Time (Figure 2) | V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V | 0 0 0 | 1000 500 400 | ns |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.Unused inputs may not be left open. All inputs must be tied to a high-logic voltage level or a low-logic input voltage level.


DC CHARACTERISTICS (Voltages Referenced to GND)

| | | | | Guaranteed Limit | | | |
|-----------------|---|---|--------------------------|------------------------------|------------------------------|------------------------------|------|
| Symbol | Parameter | Condition | v _{cc} v | –55 to 25°C | ≤85°C | ≤125°C | Unit |
| V _{IH} | Minimum High-Level Input Voltage | V _{OUT} = 0.1 V I _{OUT} ≤ 20 μA | 2.0 3.0 4.5 6.0 | 1.50 2.10 3.15 4.20 | 1.50 2.10 3.15 4.20 | 1.50 2.10 3.15 4.20 | V |
| V _{IL} | Maximum Low-Level Input Voltage | $\label{eq:VOUT} \begin{array}{l} V_{OUT} = V_{CC} - 0.1 \ V \\ I_{OUT} \leq 20 \ \mu A \end{array}$ | 2.0 3.0 4.5 6.0 | 0.50 0.90 1.35 1.80 | 0.50 0.90 1.35 1.80 | 0.50 0.90 1.35 1.80 | V |
| V _{OH} | Minimum High–Level Output Voltage | | 2.0 4.5 6.0 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | V |
| | | $\label{eq:VIN} \begin{array}{ c c } V_{IN} = V_{IL} & I_{OUT} \leq 3.6 \text{ mA} \\ I_{OUT} \leq 6.0 \text{ mA} \\ I_{OUT} \leq 7.8 \text{ mA} \end{array}$ | 3.0 4.5 6.0 | 2.48 3.98 5.48 | 2.34 3.84 5.34 | 2.20 3.70 5.20 | |
| V _{OL} | Maximum Low–Level Output Voltage | | 2.0 4.5 6.0 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | V |
| | | $\label{eq:VIN} \begin{array}{ c c c } V_{IN} = V_{IH} & & I_{OUT} \leq 3.6 \text{ mA} \\ I_{OUT} \leq 6.0 \text{ mA} \\ I_{OUT} \leq 7.8 \text{ mA} \end{array}$ | 3.0 4.5 6.0 | 0.26 0.26 0.26 | 0.33 0.33 0.33 | 0.40 0.40 0.40 | |
| I _{IN} | Maximum Input Leakage Current | V _{IN} = V _{CC} or GND | 6.0 | ±0.1 | ±1.0 | ±1.0 | μΑ |
| I _{OZ} | Maximum 3–State Leakage Current | $\begin{array}{l} \text{Output in High Impedance State} \\ \text{V}_{\text{IN}} = \text{V}_{\text{IL}} \text{ or } \text{V}_{\text{IH}} \\ \text{V}_{\text{OUT}} = \text{V}_{\text{CC}} \text{ or GND} \end{array}$ | 6.0 | ±0.5 | ±5.0 | ±10.0 | μΑ |
| Icc | Maximum Quiescent Supply Current (per Package) | $V_{IN} = V_{CC} \text{ or } GND$ $I_{OUT} = 0 \ \mu A$ | 6.0 | 4 | 40 | 160 | μΑ |


AC CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

| | | | Guaranteed Limit | | | |
|--|---|--|-----------------------|-----------------------|-----------------------|------|
| Symbol | Parameter | v _{cc} v | –55 to 25°C | ≤85°C | ≤125°C | Unit |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Input A to Output Y (Figures 2 and 4) | 2.0 3.0 4.5 6.0 | 80 30 18 15 | 100 40 23 20 | 120 55 28 25 | ns |
| t _{PLZ} , t _{PHZ} | Maximum Propagation Delay, Output Enable to Output Y (Figures 3 and 5) | 2.0 3.0 4.5 6.0 | 110 45 25 21 | 140 60 31 26 | 165 75 38 31 | ns |
| t _{PZL} , t _{PZH} | Maximum Propagation Delay, Output Enable to Output Y (Figures 3 and 5) | 2.0 3.0 4.5 6.0 | 110 45 25 21 | 140 60 31 26 | 165 75 38 31 | ns |
| t _{TLH} , t _{THL} | Maximum Output Transition Time, Any Output (Figures 2 and 4) | 2.0 3.0 4.5 6.0 | 60 22 12 10 | 75 28 15 13 | 90 34 18 15 | ns |
| C _{IN} | Maximum Input Capacitance | | 10 | 10 | 10 | pF |
| C _{OUT} | Maximum 3-State Output Capacitance (High Impedance State Output) | | 15 | 15 | 15 | pF |
| | | Typical @ 25°C, V_{CC} = 5.0 V, V_{EE} = 0 V | | V _{EE} = 0 V | | |
| C _{PD} | Power Dissipation Capacitance (Per Buffer) (Note 7) | | | 35 | | pF |


7. Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.




















*Includes all probe and jig capacitance

Figure 5. Test Circuit

PIN DESCRIPTIONS

INPUTS

A1, A2, A3, A4, A5, A6, A7, A8 (PINS 2, 3, 4, 5, 6, 7, 8, 9)

Data input pins. Data on these pins appear in non-inverted form on the corresponding Y outputs, when the outputs are enabled.

CONTROLS

OE1, OE2 (PINS 1, 19)

Output enables (active-low). When a low voltage is applied to both of these pins, the outputs are enabled and the

device functions as an non-inverting buffer. When a high voltage is applied to either input, the outputs assume the high impedance state.

OUTPUTS

Y1, Y2, Y3, Y4, Y5, Y6, Y7, Y8 (PINS 18, 17, 16, 15, 14, 13, 12, 11)

Device outputs. Depending upon the state of the output enable pins, these outputs are either non-inverting outputs or high-impedance outputs.




Figure 6. Logic Detail

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|-------------------|---------------------------|-----------------------|
| MC74HC541ADWG | SOIC-20 WIDE (Pb-Free) | 38 Units / Rail |
| MC74HC541ADWR2G | SOIC-20 WIDE (Pb-Free) | 1000 Tape & Reel |
| NLV74HC541ADWR2G* | SOIC-20 WIDE (Pb-Free) | 1000 Tape & Reel |
| MC74HC541ADTG | TSSOP-20 (Pb-Free) | 75 Units / Rail |
| MC74HC541ADTR2G | TSSOP-20 (Pb-Free) | 2500 Tape & Reel |
| NLV74HC541ADTR2G* | TSSOP-20 (Pb-Free) | 2500 Tape & Reel |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.

т





| DOCUMENT NUMBER: | 98ASB42343B | Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | |
|--|-------------|--|--|--|--|
| DESCRIPTION: SOIC-20 WB PAGE 1 OF | | | | | |
| ON Semiconductor and (1) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights nor the | | | | | |





| DOCUMENT NUMBER: | 98ASH70169A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|-------------|---|--|--|
| DESCRIPTION: | TSSOP-20 WB | PAGE 1 OF 1 | | |
| | | | | |

ON Semiconductor and use trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the right or others.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use a a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor houteds for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative