Quad Analog Switch/ Multiplexer/Demultiplexer

High-Performance Silicon-Gate CMOS

The MC74HC4067A utilizes silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF-channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full power-supply range (from V_{CC} to GND).

The ON/OFF control inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. For analog switches with voltage—level translators, see the HC4316A.

Features


- · Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- · Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Wide Power-Supply Voltage Range $(V_{CC} GND) = 2.0$ to 6.0 V
- Analog Input Voltage Range (V_{CC} GND) = 0 to 6.0 V
- · Improved Linearity and Lower ON Resistance over Input Voltage
- · Low Noise
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These are Pb-Free Devices




ON Semiconductor®

www.onsemi.com

MARKING DIAGRAMS








A = Assembly Location

L, WL = Wafer Lot
 Y, YY = Year
 W, WW = Work Week
 G = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.






Figure 1. Pin Assignment

Figure 2. Function Diagram

TRUTH TABLE

S0	S 1	S2	S 3	Ē	SELECTED CHANNEL
Х	Х	Х	Х	1	None
0	0	0	0	0	0
1	0	0	0	0	1
0	1	0	0	0	2
1	1	0	0	0	3
0	0	1	0	0	4
1	0	1	0	0	5
0	1	1	0	0	6
1	1	1	0	0	7
0	0	0	1	0	8
1	0	0	1	0	9
0	1	0	1	0	10
1	1	0	1	0	11
0	0	1	1	0	12
1	0	1	1	0	13
0	1	1	1	0	14
1	1	1	1	0	15

H= High Level L= Low Level X= Don't Care

MAXIMUM RATINGS

Symbol	F	Parameter	Value	Unit
V _{CC}	DC Supply Voltage		-0.5 to +7.0	V
V _{IS}	Analog Input Voltage		-0.5 to V _{CC +} 0.5	V
V _{IN}	Digital Input Voltage		-0.5 to V _{CC +} 0.5	V
I _{IK}	Input Clamping Current	V_{IN} < -0.5 V or V_{IN} > V_{CC} + 0.5 V	±20	mA
I _{SK}	Switch Input Clamping Current	V_{IS} < -0.5 V or V_{IS} > V_{CC} + 0.5 V	±20	mA
I _{IS}	DC Switch Current		±25	mA
Io	DC Output Source / Sink Current		±25	mA
Icc	DC Supply Current per Supply Pin		±100	mA
I _{GND}	DC Ground Current per Ground Pin		±100	mA
T _{STG}	Storage Temperature Range	-65 to +150	°C	
TL	Lead Temperature, 1 mm from Case to	for 10 Seconds	260	°C
TJ	Junction Temperature under Bias		+150	°C
$\theta_{\sf JA}$	Thermal Resistance	SOIC TSSOP	97 148	°C/W
P _D	Power Dissipation in Still Air at 85°C	SOIC TSSOP	500 450	mW
MSL	Moisture Sensitivity		Level 1	
F _R	Flammability Rating	Oxygen Index: 30% - 35%	UL-94-VO (0.125 in)	
V _{ESD}	ESD Withstand Voltage	Human Body Model (Note 1) Machine Model (Note 2)	>3000 >200	V
I _{Latchup}	Latchup Performance	Above V _{CC} and Below GND at 85°C (Note 3)	±100	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Tested to EÍA/JESD22-A114-A.
- 2. Tested to EIA/JESD22-A115-A.
- 3. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
V _{CC}	Positive DC Supply Voltage (Referenced to GND)	2.0	6.0	V	
V _{IS}	Analog Input Voltage (Referenced to GND)	GND	V _{CC}	٧	
V _{in}	Digital Input Voltage (Referenced to GND)	GND	V _{CC}	V	
V _{IO} *	Static or Dynamic Voltage Across Switch	-	1.2	V	
T _A	Operating Temperature, All Package Types	-55	+125	°C	
t _r , t _f	V	CC = 2.0 V CC = 3.0 V CC = 4.5 V CC = 6.0 V	0 0 0 0	1000 600 500 400	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

^{*}For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

DC ELECTRICAL CHARACTERISTIC Digital Section (Voltages Referenced to GND)

						Guar	anteed	Limit					
		,,					25°C		−40 to 85°C		-55 to 125°C		1
Symbol	Parameter	Conditions	V _{CC} (V)	Min	Тур	Max	Min	Max	Min	Max	Unit		
V _{IH}	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs		2.0 3.0 4.5 6.0	1.5 2.1 3.15 4.2			1.5 2.1 3.15 4.2			1.5 2.1 3.15 4.2	V		
V _{IL}	Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs		2.0 3.0 4.5 6.0			0.5 0.9 1.35 1.8		0.5 0.9 1.35 1.8		0.5 0.9 1.35 1.8	V		
I _{IN}	Input Leakage Current, Control Inputs	V _{IN} = V _{CC} or GND	6.0			±0.1		±1.0		±1.0	μА		
I _{CC}	Maximum Supply Current per Package	$V_{IN} = V_{CC}$ or GND, $I_O=0$ $V_{IS} = GND$ or V_{CC} , $V_{OS} = V_{CC}$ or GND	6.0			4.0		40		80	μА		
R _{ON}	ON Resistance	$I_O = 1 \text{ mA}$ $V_{IN} = V_{CC} \text{ or GND},$ $V_{IS} = V_{CC} \text{ or GND}$	4.5 6.0		70 60	160 140		200 175		240 210	Ω		
R _{ON(peak)}	ON Resistance (peak)	I_O = 1 mA V_{IN} = V_{CC} to GND, V_{IS} = V_{CC} to GND	4.5 6.0		90 80	180 160		225 200		270 240	Ω		
ΔR_{on}	ON Resistance Mismatch Between Any 2 Switches		4.5 6.0		10 8.5						Ω		
I _{OFF}	OFF-State Leakage Current, All Channels	SW OFF, V _{IS} = V _{CC} or GND	6.0			±0.8		±8		±8	μА		
I _{ON}	ON-State Leakage Current	SW OFF, V _{IS} = V _{CC} or GND	6.0			±0.8		±8		±8	μА		

AC CHARACTERISTICS (INPUT t_r , t_f = 6 ns)

		Guaranteed Limits									
			,,		25°C		-40 to	85°C	-55 to	125°C	1
Symbol	Parameter	Conditions	V _{CC} (V)	Min	Тур	Max	Min	Max	Min	Max	Unit
t _{PLH} , t _{PHL}	Propagation Delay Switch In to Out	C _L = 50 pF	2.0 4.5 6.0			75 15 13		95 19 16		110 22 19	ns
		C _L = 15 pF	5.0		6.0]
t _{ON}	Switch Turn-ON Time										ns
	E to Out	C _L = 50 pF	2.0 4.5 6.0			275 55 47		345 69 59		415 83 71	
		C _L = 15 pF	5.0		23						1
	SN to Out	C _L = 50 pF	2.0 4.5 6.0			300 60 51		375 75 64		450 90 76	
		C _L = 15 pF	5.0		25						1
t _{OFF}	Switch Turn-OFF Time										ns
	E to Out	C _L = 50 pF	2.0 4.5 6.0			275 55 47		345 69 59		415 83 71	
		C _L = 15 pF	5.0		23]
	SN to Out	C _L = 50 pF	2.0 4.5 6.0			290 58 49		365 73 62		435 87 74	
		C _L = 15 pF	5.0		21						1
C _{in}	Input Capacitance, Control Pins				3.5	10		10		10	pF
C _{PD}	Power Dissipation Capacitance (Note 4)	C _L = 15 pF	5.0			29					pF

^{4.} C_{PD} is used to determine the dynamic power consumption, per multivibrator.

ANALOG SWITCH CHANNEL CHARACTERISTICS

Symbol	Parameter	Conditions	V _{CC} (V)	Limit* 25°C	Unit
BW	Maximum On-Channel Bandwidth or Minimum Frequency Response	$ f_{\text{in}} = 1 \text{ MHz Sine Wave} $ Adjust f_{in} Voltage to Obtain 0 dBm at V_{OS} Increase f_{in} Frequency Until dB Meter Reads $-$ 3 dB $R_{\text{L}} = 50 \ \Omega, \ C_{\text{L}} = 10 \ \text{pF} $	4.5	90	MHz
-	Off-Channel Feedthrough Isolation	$ \begin{aligned} f_{\text{in}} &\equiv \text{Sine Wave} \\ \text{Adjust } f_{\text{in}} &\text{ Voltage to Obtain 0 dBm at V}_{\text{IS}} \\ f_{\text{in}} &= 10 \text{ kHz}, R_{\text{L}} = 600 \Omega, C_{\text{L}} = 50 \text{ pF} \\ f_{\text{in}} &= 1.0 \text{ MHz}, R_{\text{L}} = 50 \Omega, C_{\text{L}} = 10 \text{ pF} \end{aligned} $	4.5 4.5	-65 -75	dB
-	Feedthrough Noise E, Sn to Switch	$\label{eq:Vin} \begin{array}{l} \text{V}_{\text{in}} \leq \text{1 MHz Square Wave } (t_{\text{f}} = t_{\text{f}} = 6 \text{ ns}) \\ \text{Adjust R}_{\text{L}} \text{ at Setup so that I}_{\text{S}} = 0 \text{ A} \\ \text{R}_{\text{L}} = 600 \ \Omega, \ \text{C}_{\text{L}} = 50 \text{ pF} \\ \text{R}_{\text{L}} = 10 \text{ k}\Omega, \ \text{C}_{\text{L}} = 10 \text{ pF} \end{array}$	4.5 4.5	60 30	mV _{PP}
-	Crosstalk Between Any Two Switches	$\begin{split} f_{\text{in}} &\equiv \text{Sine Wave} \\ &\text{Adjust } f_{\text{in}} \text{ Voltage to Obtain 0 dBm at V}_{\text{IS}} \\ &f_{\text{in}} = 10 \text{ kHz}, R_{\text{L}} = 600 \Omega, C_{\text{L}} = 50 \text{pF} \\ &f_{\text{in}} = 1.0 \text{ MHz}, R_{\text{L}} = 50 \Omega, C_{\text{L}} = 10 \text{pF} \end{split}$	4.5 4.5	-70 -80	dB
THD	Total Harmonic Distortion	$f_{\text{In}} = 1 \text{ kHz}, R_{\text{L}} = 10 \text{ k}\Omega, C_{\text{L}} = 50 \text{ pF}$ $\text{THD} = \text{THD}_{\text{Measured}} - \text{THD}_{\text{Source}}$ $V_{\text{IS}} = 4.0 \text{ V}_{\text{PP}} \text{ sine wave}$	4.5	0.04	%
CS	Switch Input Capacitance			5	pF
Ссом	Switch Common Capacitance			45	pF

^{*}Limits not tested. Determined by design and verified by qualification.

TYPICAL CHARACTERISTICS




Figure 3. Typical On Resistance, V_{CC} = 4.5 V




Figure 4. Typical On Resistance, $V_{CC} = 6.0 \text{ V}$




Figure 5. Typical Switch Frequency Response




Figure 6. Typical Switch OFF Signal Feedthrough vs Frequency




Figure 7. On Resistance Test Setup




Figure 8. OFF Channel Leakage Current Test Setup, Any One Channel




Figure 9. ON Channel Leakage Current Test Setup





Figure 10. Propagation Delay, Analog In to Analog Out



*Includes all probe and jig capacitance.

Figure 11. Propagation Delay Test Setup





Figure 12. Turn-ON / Turn-OFF Times



*Includes all probe and jig capacitance.

Figure 13. Turn-ON / Turn-OFF Time Test Setup





Figure 14. Power Dissipation Capacitance
Test Setup



*Includes all probe and jig capacitance.

Figure 15. ON Channel Bandwidth Test Setup






Figure 16. OFF Channel Feedthrough Isolation Test Setup



*Includes all probe and jig capacitance.

Figure 17. Feedthrough Noise Test Setup



*Includes all probe and jig capacitance.

Figure 18. Crosstalk Between Any Two Switches Figure 19. Total Harmonic Distortion Test Setup **Test Setup**

ORDERING INFORMATION


Device	Package	Shipping [†]		
MC74HC4067ADWG	SOIC-24 (Pb-Free)	30 Units / Tube		
MC74HC4067ADWR2G	SOIC-24 (Pb-Free)	1000 / Tape & Reel		
MC74HC4067ADTG	TSSOP-24 (Pb-Free)	62 Units / Tube		
MC74HC4067ADTR2G	TSSOP-24 (Pb-Free)	2500 / Tape & Reel		
NLV74HC4067ADTR2G*	TSSOP-24 (Pb-Free)	2500 / Tape & Reel		

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

PACKAGE DIMENSIONS


SOIC-24 WB CASE 751E-04 ISSUE F



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSIONS b AND c APPLY TO THE FLAT SECTION OF THE LEAD AND ARE MEASURED BETWEEN 0.10 AND 0.25 FROM THE LEAD TIP.
 4. DIMENSIONS D AND E 1D O NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER SIDE. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.
 5. A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

I OINT ON THE LACKA						
	MILLIMETERS					
DIM	MIN	MAX				
Α	2.35	2.65				
A1	0.13	0.29				
b	0.35	0.49				
С	0.23	0.32				
D	15.25	15.54				
Е	10.30	BSC				
E1	7.40	7.60				
е	1.27 BSC					
h	0.25	0.75				
L	0.41	0.90				
M	0 0	20				


RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

TSSOP24 7.8x4.4, 0.65P CASE 948H ISSUE B




- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994
- 2. CONTROLLING DIMENSION: MILLIMETERS. B. DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL BE 0.08 MAX AT MMC. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.

 1. DIMENSION D DOES NOT INCLUDE MOLD FLASH,
- PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSION D IS DETERMINED AT DATUM PLANE H. 5. DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE. DIMENSION E1 IS DETERMINED
- DATUMS A AND B ARE DETERMINED AT DATUM PLANE H A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE EATING PLANE TO THE LOWEST POINT ON THE PACKAGE

BLAT	ING PLANE I					
BODY	MILLIMETER					
DIM	MIN	MAX				
Α		1.20				
A1	0.05	0.15				
ь	0.19	0.30				
С	0.09	0.20				
D	7.70	7.90				
E	6.40	BSC				
E1	4.30	4.50				
е	0.65	BSC				
L	0.50	0.75				
L2	0.25	BSC				
М	0°	8°				

RECOMMENDED SOLDERING FOOTPRINT



ON Semiconductor and the 🕕 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. ON Semiconductor and the substitute of patents, trademarks of Semiconductor Components industries, Ltc (SCILLC) or its substitute in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade searcets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative