Power MOSFET

9.0 A, 52 V, N–Channel, Logic Level, Clamped MOSFET w/ESD Protection in a DPAK Package

Benefits

- High Energy Capability for Inductive Loads
- Low Switching Noise Generation

Features

- Diode Clamp Between Gate and Source
- ESD Protection HBM 5000 V
- Active Over–Voltage Gate to Drain Clamp
- Scalable to Lower or Higher R_{DS(on)}
- Internal Series Gate Resistance
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

• Automotive and Industrial Markets: Solenoid Drivers, Lamp Drivers, Small Motor Drivers

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

| Rating | Symbol | Value | Unit | | | | |
|---|---|------------------|------|--|--|--|--|
| Drain-to-Source Voltage Internally Clamped | | 52–59 | V | | | | |
| Gate-to-Source Voltage - Continuous | V _{GS} | ±15 | V | | | | |
| Drain Current – Continuous @ $T_A = 25^{\circ}C$ – Single Pulse ($t_p = 10 \ \mu s$) | | 9.0 35 | A | | | | |
| Total Power Dissipation @ $T_A = 25^{\circ}C$ | PD | 1.74 | W | | | | |
| Operating and Storage Temperature Range | T _J , T _{stg} | -55 to 175 | °C | | | | |
| $ Single Pulse Drain-to-Source Avalanche \\ Energy - Starting T_J = 125^\circ C \\ (V_{DD} = 50 \text{ V}, I_{D(pk)} = 1.5 \text{ A}, V_{GS} = 10 \text{ V}, \\ R_G = 25 \Omega) $ | E _{AS} | 160 | mJ | | | | |
| Thermal Resistance, Junction-to-Case Junction-to-Ambient (Note 1) Junction-to-Ambient (Note 2) | $f{R}_{	heta JC} \ f{R}_{	heta JA} \ f{R}_{	heta JA}$ | 5.2 72 100 | °C/W | | | | |
| Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 seconds | ΤL | 260 | °C | | | | |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. When surface mounted to a FR4 board using 1" pad size, (Cu area 1.127 in^2).


 When surface mounted to a FR4 board using minimum recommended pad size, (Cu area 0.412 in²).



ON Semiconductor®

www.onsemi.com

| V _{DSS} (Clamped) | R _{DS(ON)} TYP | I _D MAX (Limited) |
|-------------------------------|-------------------------|---------------------------------|
| 52 V | 90 mΩ | 9.0 A |



MARKING DIAGRAM YWW D9N 2[DPAK xxxxxG CASE 369C **STYLE 2** Υ = Year 1 = Gate WW = Work Week 2 = Drain XXXXX = 05ACL or 05BCL 3 = Source G = Pb-Free Package 4 = Drain

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|---------------|-------------------|-----------------------|
| NID9N05ACLT4G | DPAK (Pb–Free) | 2500/Tape & Reel |
| NID9N05BCLT4G | DPAK (Pb–Free) | 2500/Tape & Reel |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_J = $25^{\circ}C$ unless otherwise noted)

| Characteristic | | Symbol | Min | Тур | Max | Unit |
|---|--|----------------------|--------------------|-----------------------------|------------------------------|-----------------|
| OFF CHARACTERISTICS | | <u>.</u> | | | | |
| Drain-to-Source Breakdown Voltage (Note 3) ($V_{GS} = 0 V$, $I_D = 1.0 mA$, $T_J = 25^{\circ}C$) ($V_{GS} = 0 V$, $I_D = 1.0 mA$, $T_J = -40^{\circ}C$ to 125°C) Temperature Coefficient (Negative) | | V _{(BR)DSS} | 52 50.8 - | 55 54 –10 | 59 59.5 – | V V mV/°C |
| Zero Gate Voltage Drain Curren $(V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V})$ $(V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}, T_J =$ | | I _{DSS} | | | 10 25 | μΑ |
| $ \begin{array}{l} \mbox{Gate-Body Leakage Current} \\ \mbox{(V}_{GS}=\pm 8 \mbox{ V}, \mbox{V}_{DS}=0 \mbox{ V}) \\ \mbox{(V}_{GS}=\pm 14 \mbox{ V}, \mbox{V}_{DS}=0 \mbox{ V}) \end{array} $ | | I _{GSS} | - | _ ±22 | ±10 _ | μΑ |
| ON CHARACTERISTICS (Note | 3) | · | | | | • |
| $\begin{array}{l} \mbox{Gate Threshold Voltage (Note 3 \\ (V_{DS} = V_{GS}, I_D = 100 \ \mu A) \end{array} \\ \mbox{Threshold Temperature Coeffici} \end{array}$ | | V _{GS(th)} | 1.3 - | 1.75 -4.5 | 2.5 - | V mV/°C |
| Static Drain-to-Source On-Resistance (Note 3) ($V_{GS} = 4.0 \text{ V}, I_D = 1.5 \text{ A}$) ($V_{GS} = 3.5 \text{ V}, I_D = 0.6 \text{ A}$) ($V_{GS} = 3.0 \text{ V}, I_D = 0.2 \text{ A}$) ($V_{GS} = 12 \text{ V}, I_D = 9.0 \text{ A}$) ($V_{GS} = 12 \text{ V}, I_D = 12 \text{ A}$) | | R _{DS(on)} | - - 70 67 | 153 175 - 90 95 | 181 364 1210 – – | mΩ |
| Forward Transconductance (No | te 3) (V _{DS} = 15 V, I _D = 9.0 A) | 9 FS | - | 24 | - | Mhos |
| DYNAMIC CHARACTERISTICS | 3 | | | | I | |
| Input Capacitance | | C _{iss} | - | 155 | 250 | pF |
| Output Capacitance | (V _{DS} = 40 V, V _{GS} = 0 V, f = 10 kHz) | C _{oss} | _ | 60 | 100 | |
| Transfer Capacitance | 1 | C _{rss} | _ | 25 | 40 | |
| Input Capacitance | | C _{iss} | - | 175 | - | pF |
| Output Capacitance | (V _{DS} = 25 V, V _{GS} = 0 V, f = 10 kHz) | C _{oss} | - | 70 | - | |
| Transfer Capacitance | | C _{rss} | - | 30 | - | |
| SWITCHING CHARACTERISTI | CS (Note 4) | | | | | |
| Turn–On Delay Time | | t _{d(on)} | - | 130 | 200 | ns |
| Rise Time | (V _{GS} = 10 V, V _{DD} = 40 V, | t _r | - | 500 | 750 | |
| Turn–Off Delay Time | $I_{\rm D} = 9.0 \text{ A}, \text{ R}_{\rm G} = 9.0 \Omega)$ | t _{d(off)} | _ | 1300 | 2000 | |
| Fall Time | | t _f | _ | 1150 | 1850 | |
| Turn–On Delay Time | | t _{d(on)} | _ | 200 | _ | ns |
| Rise Time | (V _{GS} = 10 V, V _{DD} = 15 V, | t _r | _ | 500 | - | |
| Turn–Off Delay Time | $I_{D} = 1.5 \text{ A}, \text{ R}_{G} = 2 \text{ k}\Omega$ | t _{d(off)} | _ | 2500 | - | |
| Fall Time | | t _f | - | 1800 | - | |
| Turn-On Delay Time | | t _{d(on)} | - | 120 | - | ns |
| Rise Time | (V _{GS} = 10 V, V _{DD} = 15 V, | t _r | _ | 275 | - | |
| Turn-Off Delay Time | $I_D = 1.5 \text{ A}, \text{ R}_G = 50 \Omega$ | t _{d(off)} | _ | 1600 | - | |
| Fall Time | | t _f | _ | 1100 | _ | |
| Gate Charge | | QT | _ | 4.5 | 7.0 | nC |
| | $(V_{GS} = 4.5 V, V_{DS} = 40 V, I_{D} = 9.0 A)$ (Note 3) | Q ₁ | _ | 1.2 | _ | |
| | | | - | 2.7 | - | |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%. 4. Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)


| Characteristic | | Symbol | Min | Тур | Max | Unit |
|--------------------------------|---|-----------------|-------------|------------------------|---------------|------|
| SWITCHING CHARACTERIS | TICS (Note 4) | 1 | L | | L | |
| Gate Charge | | Q _T | - | 3.6 | - | nC |
| | (V _{GS} = 4.5 V, V _{DS} = 15 V, I _D = 1.5 A) (Note 3) | Q ₁ | - | 1.0 | - | |
| | | Q ₂ | - | 2.0 | - | |
| SOURCE-DRAIN DIODE CH | ARACTERISTICS | | | · | | |
| Forward On–Voltage | | V _{SD} | - - - | 0.86 0.845 0.725 | 1.2 - - | V |
| Reverse Recovery Time | | t _{rr} | - | 700 | - | ns |
| | (I _S = 4.5 A, V _{GS} = 0 V, dI _s /dt = 100 A/μs) (Note 3) | t _a | - | 200 | - | |
| | | t _b | - | 500 | - | |
| Reverse Recovery Stored Charge | | Q _{RR} | - | 6.5 | - | μC |
| ESD CHARACTERISTICS | | | | | | |
| Electro Otetic Discharge | Lissee Beste Mestel (LIDM) | FOD | 5000 | | | 14 |

| Electro–Static Discharge Capability | Human Body Model (HBM) | ESD | 5000 | - | - | V | |
|--|------------------------|-----|------|---|---|---|--|
| | Machine Model (MM) | | 500 | _ | - | | |


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperatures.


TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES











Figure 9. Resistive Switching Time Variation versus Gate Resistance



DRAIN-TO-SOURCE DIODE CHARACTERISTICS



SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 µs. In addition the total power averaged over a complete switching cycle must not exceed (T_{J(MAX)} – T_C)/(R_{θJC}).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.





Figure 12. Thermal Response





ON Semiconductor and use trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights for the res.

© Semiconductor Components Industries, LLC, 2018

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use a a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor houteds for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative