## MC74LCX374

## Low-Voltage CMOS Octal D-Type Flip-Flop

## With 5 V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX374 is a high performance, non-inverting octal D-type flip-flop operating from a 2.3 to 3.6 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. $\mathrm{A} \mathrm{V}_{\mathrm{I}}$ specification of 5.5 V allows MC74LCX374 inputs to be safely driven from 5 V devices.

The MC74LCX374 consists of 8 edge-triggered flip-flops with individual D-type inputs and 3-state true outputs. The buffered clock and buffered Output Enable ( $\overline{\mathrm{OE}}$ ) are common to all flip-flops. The eight flip-flops will store the state of individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the $\overline{\mathrm{OE}}$ LOW, the contents of the eight flip-flops are available at the outputs. When the $\overline{\mathrm{OE}}$ is HIGH, the outputs go to the high impedance state. The $\overline{\mathrm{OE}}$ input level does not affect the operation of the flip-flops.

## Features

- Designed for 2.3 to $3.6 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ Operation
- 5 V Tolerant - Interface Capability With 5 V TTL Logic
- Supports Live Insertion and Withdrawal
- $\mathrm{I}_{\mathrm{OFF}}$ Specification Guarantees High Impedance When $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$
- LVTTL Compatible
- LVCMOS Compatible
- 24 mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10 $\mu \mathrm{A}$ ) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500 mA
- ESD Performance:
- Human Body Model >2000 V
- Machine Model >200 V
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are $\mathrm{Pb}-$ Free, Halogen Free/BFR Free and are RoHS Compliant

ON Semiconductor ${ }^{\circledR}$
http://onsemi.com

(Note: Microdot may be in either location)

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.


Figure 1. Pinout: 20-Lead (Top View)

PIN NAMES

| Pins | Function |
| :---: | :---: |
| $\overline{\mathrm{OE}}$ | Output Enable Input |
| CP | Clock Pulse Input |
| $\mathrm{D} 0-\mathrm{D} 7$ | Data Inputs |
| $\mathrm{O} 0-\mathrm{O} 7$ | 3-State Outputs |



Figure 2. LOGIC DIAGRAM

TRUTH TABLE

| INPUTS |  |  | OUTPUTS | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{O E}$ | CP | Dn | On |  |
| L | $\uparrow$ | I | L | Hold and Read Register |
| L | $\uparrow$ | h | NC | Hold and Disable Outputs |
| L | $\uparrow$ | X | Z | Load Internal Register and Disable Outputs |
| H | $\uparrow$ | X | Z |  |
| H | $\uparrow$ | I | Z |  |

[^0]MAXIMUM RATINGS

| Symbol | Parameter | Value | Condition | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage | -0.5 to +7.0 |  | V |
| $\mathrm{V}_{1}$ | DC Input Voltage | $-0.5 \leq \mathrm{V}_{1} \leq+7.0$ |  | V |
| $\mathrm{V}_{\mathrm{O}}$ | DC Output Voltage | $-0.5 \leq \mathrm{V}_{\mathrm{O}} \leq+7.0$ | Output in 3-State | V |
|  |  | $-0.5 \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}+0.5$ | (Note 1) | V |
| $\mathrm{I}_{\text {K }}$ | DC Input Diode Current | -50 | $\mathrm{V}_{1}<\mathrm{GND}$ | mA |
| $\mathrm{l}_{\text {OK }}$ | DC Output Diode Current | -50 | $\mathrm{V}_{\mathrm{O}}<$ GND | mA |
|  |  | +50 | $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ | mA |
| Io | DC Output Source/Sink Current | $\pm 50$ |  | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | DC Supply Current Per Supply Pin | $\pm 100$ |  | mA |
| IGND | DC Ground Current Per Ground Pin | $\pm 100$ |  | mA |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature Range | -65 to +150 |  | ${ }^{\circ} \mathrm{C}$ |
| MSL | Moisture Sensitivity |  | Level 1 |  |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Output in HIGH or LOW State. IO absolute maximum rating must be observed.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Typ | Max | Units |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage |  |  |  |  |
|  | Operating |  |  |  |  |
| Data Retention Only |  |  |  |  |  |$)$

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| MC74LCX374DWR2G | SOIC-20 WB <br> (Pb-Free) | $1000 /$ Tape \& Reel |
| MC74LCX374DTR2G | TSSOP-20 <br> (Pb-Free) | $2500 /$ Tape \& Reel |
| NLV74LCX374DTR2G* | TSSOP-20 <br> (Pb-Free) | $2500 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

DC ELECTRICAL CHARACTERISTICS

| Symbol | Characteristic | Condition | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH Level Input Voltage (Note 2) | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 3.6 \mathrm{~V}$ | 2.0 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | LOW Level Input Voltage (Note 2) | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 3.6 \mathrm{~V}$ |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH Level Output Voltage | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 3.6 \mathrm{~V}$; $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {CC }}-0.2$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}$ | 2.2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-18 \mathrm{~mA}$ | 2.4 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA}$ | 2.2 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW Level Output Voltage | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 3.6 \mathrm{~V}$; $\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ |  | 0.2 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} ; \mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  | 0.4 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$; $\mathrm{IOL}=16 \mathrm{~mA}$ |  | 0.4 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$; $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 0.55 |  |
| $\mathrm{l}_{0}$ | 3-State Output Current | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}, \\ \mathrm{~V}_{\mathrm{OUT}}=0 \text { to } 5.5 \mathrm{~V} \end{gathered}$ |  | $\pm 5$ | $\mu \mathrm{A}$ |
| IOFF | Power Off Leakage Current | $\mathrm{V}_{\text {CC }}=0, \mathrm{~V}_{\text {IN }}=5.5 \mathrm{~V}$ or $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}$ |  | 10 | $\mu \mathrm{A}$ |
| 1 IN | Input Leakage Current | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5.5 \mathrm{~V}$ or GND |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | Quiescent Supply Current | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5.5 \mathrm{~V}$ or GND |  | 10 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{l}_{\mathrm{CC}}$ | Increase in ICC per Input | $2.3 \leq \mathrm{V}_{\mathrm{CC}} \leq 3.6 \mathrm{~V}$; $\mathrm{V}_{\text {IH }}=\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$ |  | 500 | $\mu \mathrm{A}$ |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
2. These values of $\mathrm{V}_{\mathrm{l}}$ are used to test DC electrical characteristics only.

AC CHARACTERISTICS $\left(\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{R}_{\mathrm{L}}=500 \Omega\right)$

| Symbol | Parameter | Waveform | Limits |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to 3.6 V |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  |  |
|  |  |  | Min | Max | Min | Max |  |
| $\mathrm{f}_{\text {max }}$ | Clock Pulse Frequency | 1 | 150 |  |  |  | MHz |
| $\begin{aligned} & \text { tPLH } \\ & t_{\text {PPHL }} \\ & \hline \end{aligned}$ | Propagation Delay CP to $\mathrm{O}_{\mathrm{n}}$ | 1 | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 8.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 9.5 \\ & 9.5 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpzH } \\ & \text { tpzL }^{2} \end{aligned}$ | Output Enable Time to HIGH and LOW Levels | 2 | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 8.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 9.5 \\ & 9.5 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t} \text { tPHZ } \\ & \text { tpLZ } \end{aligned}$ | Output Disable Time from HIGH and LOW Levels | 2 | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 8.5 \end{aligned}$ | ns |
| $\mathrm{t}_{\text {s }}$ | Setup TIme, HIGH or LOW $\mathrm{D}_{\mathrm{n}}$ to CP | 1 | 2.5 |  | 2.5 |  | ns |
| $\mathrm{th}^{\text {}}$ | Hold TIme, HIGH or LOW $\mathrm{D}_{\mathrm{n}}$ to CP | 1 | 1.5 |  | 1.5 |  | ns |
| $t_{w}$ | CP Pulse Width, HIGH or LOW | 3 | 3.3 |  | 3.3 |  | ns |
| toshl tosth | Output-to-Output Skew (Note 3) |  |  | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ |  |  | ns |

3. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (tOSLH); parameter guaranteed by design.

DYNAMIC SWITCHING CHARACTERISTICS

|  |  |  | $\mathbf{T}_{\mathbf{A}}=\boldsymbol{+ 2 5}{ }^{\circ} \mathbf{C}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Characteristic | Condition | Min | Typ | Max | Units |
| $\mathrm{V}_{\mathrm{OLP}}$ | Dynamic LOW Peak Voltage (Note 4) | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{IH}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  | 0.8 |  | V |
| $\mathrm{~V}_{\mathrm{OLV}}$ | Dynamic LOW Valley Voltage (Note 4) | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{IH}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  | 0.8 |  | V |

4. Number of outputs defined as " $n$ ". Measured with " $n-1$ " outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

## CAPACITIVE CHARACTERISTICS

| Symbol | Parameter | Condition | Typical | Units |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 7 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 8 | pF |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance | $10 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 25 | pF |



WAVEFORM 1 - PROPAGATION DELAYS, SETUP AND HOLD TIMES
$\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns}, 10 \%$ to $90 \% ; \mathrm{f}=1 \mathrm{MHz} ; \mathrm{t}_{\mathrm{W}}=500 \mathrm{~ns}$


WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES
$t_{R}=t_{F}=2.5 \mathrm{~ns}, 10 \%$ to $90 \% ; \mathrm{f}=1 \mathrm{MHz} ; \mathrm{t}_{\mathrm{W}}=500 \mathrm{~ns}$


WAVEFORM 3 - PULSE WIDTH
$t_{R}=t_{F}=2.5 \mathrm{~ns}$ (or fast as required) from $10 \%$ to $90 \%$; Output requirements: $\mathrm{V}_{\mathrm{OL}} \leq 0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}} \geq 2.0 \mathrm{~V}$

Figure 3. AC Waveforms

## MC74LCX374



| TEST | SWITCH |
| :---: | :---: |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Open |
| $\mathrm{t}_{\text {PZL }}, \mathrm{t}_{\text {PLZ }}$ | 6 V |
| Open Collector/Drain $\mathrm{t}_{\text {PLH }}$ and $\mathrm{t}_{\text {PHL }}$ | 6 V |
| $\mathrm{t}_{\text {PZH }}, \mathrm{t}_{\text {PHZ }}$ | GND |

$\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ or equivalent (Includes jig and probe capacitance)
$R_{L}=R_{1}=500 \Omega$ or equivalent
$\mathrm{R}_{\mathrm{T}}=\mathrm{Z}_{\text {OUT }}$ of pulse generator (typically $50 \Omega$ )
Figure 4. Test Circuit


SCALE 1:1


NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES

PER ASME Y14.5M, 1994
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE
5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION PROTRUSION. ALLOWABLE PROTRUSION
SHALL BE 0.13 TOTAL IN EXCESS OF B SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS |  |
| :---: | ---: | ---: |
|  | MIN | MAX |
| A | 2.35 | 2.65 |
| A1 | 0.10 | 0.25 |
| b | 0.35 | 0.49 |
| $\mathbf{c}$ | 0.23 | 0.32 |
| D | 12.65 | 12.95 |
| E | 7.40 | 7.60 |
| e | 1.27 BSC |  |
| H | 10.05 | 10.55 |
| $\mathbf{h}$ | 0.25 | 0.75 |
| L | 0.50 | 0.90 |
| $\boldsymbol{\theta}$ | $0^{\circ}$ | $7^{\circ}$ |

GENERIC
MARKING DIAGRAM*


| XXXXX | $=$ Specific Device Code |
| :--- | :--- |
| A | $=$ Assembly Location |
| WL | $=$ Wafer Lot |
| YY | $=$ Year |
| WW | $=$ Work Week |
| G | $=$ Pb-Free Package |

*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-$ Free indicator, " G " or microdot " $\mathrm{\nabla}$ ", may or may not be present.

| DOCUMENT NUMBER: | 98ASB42343B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC-20 WB | PAGE 1 OF 1 |

ON Semiconductor and (iN) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

TSSOP-20 WB
CASE 948E
ISSUE D
DATE 17 FEB 2016

SCALE 2:1


1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
CONTROLLING DIMENSION: MILLIMETER
2. DIMENSION A DOES NOT INCLUDE MOLD

FLASH, PROTRUSIONS OR GATE BURRS.
FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH OR GATE BURRS SHALL NO
EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE

INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. SHALL NOT EXCEED $0.25(0.010)$ PER SIDE
5. DIMENSION K DOES NOT INCLUDE

DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-

|  | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 6.40 | 6.60 | 0.252 | 0.260 |
| B | 4.30 | 4.50 | 0.169 | 0.177 |
| C | --- | 1.20 | --- | 0.047 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.50 | 0.75 | 0.020 | 0.030 |
| G | 0.65 BSC |  | 0.026 BSC |  |
| H | 0.27 | 0.37 | 0.011 | 0.015 |
| J | 0.09 | 0.20 | 0.004 | 0.008 |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |
| K | 0.19 | 0.30 | 0.007 | 0.012 |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 |
| L | 6.40 | BSC | 0.252 BSC |  |
| M | 0 | $0^{\circ}$ | $8^{\circ}$ | 0 |

GENERIC MARKING DIAGRAM* НРННННННН

|  | XXXX |
| :---: | :---: |
|  | XXXX |
|  | ALYW. |
| $\bigcirc$ | - |

A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week

- = Pb-Free Package
(Note: Microdot may be in either location)
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-$ Free indicator, " G " or microdot " $\mathrm{\nabla}$ ", may or may not be present.
DIMENSIONS: MILLIMETERS

| DOCUMENT NUMBER: | 98ASH70169A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | TSSOP-20 WB | PAGE 1 OF 1 |

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. Typical parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Email Requests to: orderlit@onsemi.com
ON Semiconductor Website: www.onsemi.com

Europe, Middle East and Africa Technical Support:
Phone: 00421337902910
For additional information, please contact your local Sales Representative


[^0]:    $\mathrm{H}=$ High Voltage Level
    h = High Voltage Level One Setup Time Prior to the Low-to-High Clock Transition
    L = Low Voltage Level
    I = Low Voltage Level One Setup Time Prior to the Low-to-High Clock Transition
    NC = No Change, State Prior to Low-to-High Clock Transition
    X = High or Low Voltage Level and Transitions are Acceptable
    Z = High Impedance State
    $\uparrow=$ Low-to-High Transition
    $\uparrow=$ Not a Low-to-High Transition; For ICC Reasons, DO NOT FLOAT Inputs

