

## Is Now Part of



## ON Semiconductor®

# To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to Fairchild <a href="guestions@onsemi.com">guestions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer

FAIRCHILD

January 2016

## Single-Channel: 6N135M, 6N136M, HCPL4503M Dual-Channel: HCPL2530M, HCPL2531M 8-Pin DIP High Speed Transistor Optocouplers

#### **Features**

- High Speed 1 MBit/s
- Dual-Channel: HCPL2530M, HCPL2531M
- CTR Guaranteed 0°C to 70°C
- No Base Connection for Improved Noise Immunity (HCPL4503M)
- Superior CMR of 15,000 V/µs Minimum (HCPL4503M)
- · Safety and Regulatory Approvals
  - UL1577, 5,000 VAC<sub>RMS</sub> for 1 Minute
  - DIN EN/IEC60747-5-5

## **Applications**

- Line Receivers
- · Pulse Transformer Replacement
- Output Interface to CMOS-LSTTL-TTL
- Wide-Bandwidth Analog Coupling

## **Description**

The 6N135M, 6N136M, HCPL4503M, HCPL2530M, and HCPL2531M optocouplers consist of an AlGaAs LED optically coupled to a high speed photodetector transistor for each channel.

A separate connection for the bias of the photodiode improves the speed by several orders of magnitude over conventional phototransistor optocouplers by reducing the base-collector capacitance of the input transistor.

The HCPL4503M has no internal connection to the phototransistor base for improved noise immunity. An internal noise shield provides superior common mode rejection of up to 50,000 V/us.

#### **Related Resources**

- www.fairchildsemi.com/products/optoelectronics/
- www.fairchildsemi.com/pf/HC/HCPL0500.html
- www.fairchildsemi.com/pf/FO/FODM452.html
- www.fairchildsemi.com/pf/FO/FOD050L.html

#### **Schematics**

# 8 V<sub>CC</sub> 8 V<sub>cc</sub> N/C 1 6 V<sub>0</sub> N/C 4 5 GND GND

## Package Outlines




Figure 2. Package Outlines

Pin 7 is not connected in the HCPL4503M

6N135M, 6N136M, HCPL4503M

Figure 1. Schematics

HCPL2530M, HCPL2531M

## **Safety and Insulation Ratings**

As per DIN EN/IEC 60747-5-5, this optocoupler is suitable for "safe electrical insulation" only within the safety limit data. Compliance with the safety ratings shall be ensured by means of protective circuits.

Parameter		Characteristics
	< 150 V <sub>RMS</sub>	I–IV
Installation Classifications per DIN VDE 0110/1.89 Table 1, For Rated Mains Voltage	< 300 V <sub>RMS</sub>	I–IV
	< 450 V <sub>RMS</sub>	1–111
	< 600 V <sub>RMS</sub>	I–III
Climatic Classification	·	40/100/21
Pollution Degree (DIN VDE 0110/1.89)		2
Comparative Tracking Index		175

Symbol	Parameter	Value	Unit
V	Input-to-Output Test Voltage, Method A, $V_{IORM} \times 1.6 = V_{PR}$ , Type and Sample Test with $t_m = 10$ s, Partial Discharge < 5 pC	1,335	V <sub>peak</sub>
V <sub>PR</sub>	Input-to-Output Test Voltage, Method B, $V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test with $t_m = 1$ s, Partial Discharge < 5 pC	1,669	V <sub>peak</sub>
V <sub>IORM</sub>	Maximum Working Insulation Voltage	890	$V_{peak}$
V <sub>IOTM</sub>	Highest Allowable Over-Voltage	6,000	$V_{peak}$
	External Creepage	≥ 8.0	mm
	External Clearance	≥ 7.4	mm
	External Clearance (for Option TV, 0.4" Lead Spacing)	≥ 10.16	mm
DTI	Distance Through Insulation (Insulation Thickness)	≥ 0.5	mm
T <sub>S</sub>	Case Temperature <sup>(1)</sup>	150	°C
I <sub>S,INPUT</sub>	Input Current <sup>(1)</sup>	200	mA
P <sub>S,OUTPUT</sub>	Output Power (Duty Factor ≤ 2.7%) <sup>(1)</sup>	300	mW
R <sub>IO</sub>	Insulation Resistance at T <sub>S</sub> , V <sub>IO</sub> = 500 V <sup>(1)</sup>	> 10 <sup>9</sup>	Ω

#### Note:

1. Safety limit value - maximum values allowed in the event of a failure.

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.  $T_A = 25^{\circ}C$  unless otherwise specified.

Symbol	Parameter	Test Conditions	Value	Unit
T <sub>STG</sub>	Storage Temperature		-40 to +125	°C
T <sub>OPR</sub>	Operating Temperature		-40 to +100	°C
T <sub>J</sub>	Junction Temperature		-40 to +125	°C
T <sub>SOL</sub>	Lead Solder Temperature		260 for 10 sec	°C
EMITTER				
I <sub>F</sub> (avg)	DC/Average Forward Input Current Each Channel <sup>(2)</sup>		25	mA
I <sub>F</sub> (pk)	Peak Forward Input Current Each Channel <sup>(3)</sup>	50% Duty Cycle, 1 ms P.W.	50	mA
I <sub>F</sub> (trans)	Peak Transient Input Current Each Channel	≤ 1 µs P.W., 300 pps	1.0	Α
V <sub>R</sub>	Reverse Input Voltage Each Channel		5	V
P <sub>D</sub>	Input Power Dissipation Each Channel <sup>(4)</sup>		45	mW
DETECTOR	R			
I <sub>O</sub> (avg)	Average Output Current Each Channel		8	mA
I <sub>O</sub> (pk)	Peak Output Current Each Channel		16	mA
V <sub>EBR</sub>	Emitter-Base Reverse Voltage	6N135M and 6N136M	5	V
V <sub>CC</sub>	Supply Voltage		-0.5 to 30	V
V <sub>O</sub>	Output Voltage		-0.5 to 20	V
I <sub>B</sub>	Base Current	6N135M and 6N136M	5	mA
P <sub>D</sub>	Output Power Dissipation Each Channel <sup>(5)</sup>		100	mW

#### Notes:

- 2. Derate linearly above 70°C free-air temperature at a rate of 0.8 mA/°C.
- 3. Derate linearly above 70°C free-air temperature at a rate of 1.6 mA/°C.
- 4. Derate linearly above 70°C free-air temperature at a rate of 0.9 mW/°C.
- 5. Derate linearly above 70°C free-air temperature at a rate of 2.0 mW/°C.

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Symbol Parameter		Max.	Unit
V <sub>CC</sub>	Supply Voltage	4.5	20.0	V
T <sub>A</sub>	Ambient Operating Temperature	0	70	°C
I <sub>FL</sub>	Input Current, Low Level	0	250	μA
I <sub>FH</sub>	Input Current, High Level <sup>(6)</sup>	6.3	20.0	mA

#### Note:

6. 6.3 mA is a guard banded value which allows for at least 20% CTR degradation. Initial input current threshold value is 5.0 mA or less.

## **Electrical Characteristics**

 $V_{CC}$  = 5.0 V,  $T_A$  = 0°C to 70°C unless otherwise specified.

## **Individual Component Characteristics**

Symbol	Parameter	Device	Test Conditions	Min.	Тур.	Max.	Unit
EMITTE	R .			I			
\/	Input Converd Voltage	All	I <sub>F</sub> = 16 mA, T <sub>A</sub> = 25°C		1.45	1.70	V
$V_{F}$	Input Forward Voltage	All	I <sub>F</sub> = 16 mA			1.80	V
B <sub>VR</sub>	Input Reverse Breakdown Voltage	All	I <sub>R</sub> = 10 μA	5	21		V
$\Delta V_F / \Delta T_A$	Temperature Coefficient of Forward Voltage	All	I <sub>F</sub> = 16 mA		-1.7		mV/°C
DETECT	OR						•
		All	$I_F = 0 \text{ mA}, V_O = V_{CC} = 5.5 \text{ V},$ $T_A = 25^{\circ}\text{C}$		0.0007	0.5	
I <sub>OH</sub>	Logic High Output Current	6N135M, 6N136M, HCPL4503M	I <sub>F</sub> = 0 mA, V <sub>O</sub> = V <sub>CC</sub> = 15 V, T <sub>A</sub> = 25°C		0.0019	1	μA
		All	$I_F = 0 \text{ mA}, V_O = V_{CC} = 15 \text{ V}$			50	
I <sub>CCL</sub>	Logic Low Supply	6N135M, 6N136M, HCPL4503M	I <sub>F</sub> = 16 mA, V <sub>O</sub> = Open, V <sub>CC</sub> = 15 V		163	200	μA
	Current	HCPL2530M, HCPL2531M	1 1 1 2			400	
Іссн	Logic High Supply	6N135M, 6N136M, HCPL4503M	I <sub>F</sub> = 0 mA, V <sub>O</sub> = Open, V <sub>CC</sub> = 15 V		0.0004	2	μA
	Current	HCPL2530M, HCPL2531M	, 0			4	

## **Electrical Characteristics** (continued)

 $T_A = 0$ °C to 70°C unless otherwise specified.

## **Transfer Characteristics**

Symbol	Parameter	Device	Test Con	ditions	Min.	Тур.	Max.	Unit																			
COUPLE	D	•						I.																			
		6N135M, HCPL2530M	40 40 40		7	38	50	%																			
	Current Transfer	6N136M, HCPL4503M, HCPL2531M	$I_F = 16 \text{ mA, V}_O$ $V_{CC} = 4.5 \text{ V, T}_A$		19	38	50	%																			
CTR	Ratio <sup>(7)</sup>	6N135M		V <sub>OL</sub> = 0.4 V	5			%																			
		HCPL2530M	I <sub>F</sub> = 16 mA,			V <sub>OL</sub> = 0.5 V	5			70																	
		6N136M, HCPL4503M																								V <sub>OL</sub> = 0.4 V	15
		HCPL2531M		V <sub>OL</sub> = 0.5 V																							
7		6N135M	I <sub>F</sub> = 16 mA, I <sub>O</sub> =	= 1.1 mA,		0.12	0.4																				
		HCPL2530M	$V_{CC} = 4.5 \text{ V}, T_A$	( = 25°C		0.12	0.5																				
	Logic LOW Output	6N136M, HCPL4503M	I <sub>F</sub> = 16 mA, I <sub>O</sub> =			0.20	0.4																				
$V_{OL}$	Logic LOW Output Voltage	HCPL2531M	V <sub>CC</sub> - 4.5 V, 1 <sub>A</sub>	$V_{CC} = 4.5 \text{ V}, T_A = 25^{\circ}\text{C}$			0.5	V																			
		6N135M, HCPL2530M	I <sub>F</sub> = 16 mA, I <sub>O</sub> = V <sub>CC</sub> = 4.5 V	= 0.8 mA,		0.11	0.5																				
		HCPL4503M, HCPL2531M		= 2.4 mA,		0.18	0.5																				

#### Note:

 Current Transfer Ratio is defined as a ratio of output collector current, I<sub>O</sub>, to the forward LED input current, I<sub>F</sub>, times 100%.

### **Electrical Characteristics** (continued)

 $T_A = 0$ °C to 70°C unless otherwise specified.

#### **Switching Characteristics**

Symbol	Parameter	Device	Test Conditions	Min.	Тур.	Max.	Unit
		6N135M	$T_A = 25^{\circ}C$ , $R_L = 4.1 \text{ k}\Omega$ ,		0.23	1 5	
		HCPL2530M	I <sub>F</sub> = 16 mA <sup>(8)</sup> (Figure 15)		0.25	1.5	μs
		6N136M, HCPL4503M	$T_A = 25$ °C, $R_L = 1.9$ kΩ, $I_E = 16$ mA <sup>(9)</sup> (Figure 15)		0.25	0.8	μs
$t_{PHL}$	Propagation Delay	HCPL2531M	, , ,		0.28		
1112	Time to Logic LOW	6N135M, HCPL2530M	$R_L$ = 4.1 kΩ, $I_F$ = 16 mA <sup>(8)</sup> (Figure 15)			2.0	μs
		6N136M, HCPL4503M, HCPL2531M	R <sub>L</sub> = 1.9 kΩ, I <sub>F</sub> = 16 mA <sup>(9)</sup> (Figure 15)			1.0	μs
		6N135M	$T_A = 25^{\circ}C, R_L = 4.1 \text{ k}\Omega,$		0.45	1.5	
		HCPL2530M	I <sub>F</sub> = 16 mA <sup>(8)</sup> (Figure 15)		0.29	1.5	μs
	9	6N136M, HCPL4503M	$T_A = 25$ °C, $R_L = 1.9$ kΩ, $I_F = 16$ mA <sup>(9)</sup> (Figure 15)		0.26	0.8	μs
t <sub>PLH</sub>	Propagation Delay	HCPL2531M	I <sub>F</sub> = 16 mA <sup>(e)</sup> (Figure 15)	0.	0.18		
TEII	Time to Logic HIGH	6N135M, HCPL2530M	R <sub>L</sub> = 4.1 kΩ, I <sub>F</sub> = 16 mA <sup>(8)</sup> (Figure 15)			2.0	μs
		6N136M, HCPL4503M, HCPL2531M	R <sub>L</sub> = 1.9 kΩ, I <sub>F</sub> = 16 mA <sup>(9)</sup> (Figure 15)			1.0	μs
		6N135M, HCPL2530M	$I_F$ = 0 mA, $V_{CM}$ = 10 $V_{P-P}$ , $R_L$ = 4.1 kΩ, $T_A$ = 25°C <sup>(10)</sup> (Figure 16)		10,000		
CM <sub>H</sub>	Common Mode Transient Immunity at Logic High	6N136M, HCPL2531M	$I_F$ = 0 mA, $V_{CM}$ = 10 $V_{P-P}$ , $R_L$ = 1.9 kΩ, $T_A$ = 25°C <sup>(10)</sup> (Figure 16)		10,000		V/µs
		HCPL4503M	$I_F$ = 0 mA, $V_{CM}$ = 1,500 $V_{P-P}$ , $R_L$ = 4.1 kΩ, $T_A$ = 25°C <sup>(10)</sup> (Figure 16)	15,000	50,000		
		6N135M, HCPL2530M	$I_F$ = 16 mA, $V_{CM}$ = 10 $V_{P-P}$ , $R_L$ = 4.1 kΩ, $T_A$ = 25°C <sup>(10)</sup> (Figure 16)		10,000		
CM <sub>L</sub>	Common Mode Transient Immunity at Logic Low	6N136M, HCPL2531M	$I_F$ = 16 mA, $V_{CM}$ = 10 $V_{P-P}$ , $R_L$ = 1.9 $k\Omega^{(10)}$ (Figure 16)		10,000		V/µs
		HCPL4503M	$I_F$ = 0 mA, $V_{CM}$ = 1,500 $V_{P-P}$ , $R_L$ = 4.1 kΩ, $T_A$ = 25° $C^{(10)}$ (Figure 16)	15,000	50,000		$\mathbb{R}^{n}$

#### Notes:

- 8. The 4.1 k $\Omega$  load represents 1 LSTTL unit load of 0.36 mA and 6.1 k $\Omega$  pull-up resistor.
- 9. The 1.9 k $\Omega$  load represents 1 TTL unit load of 1.6 mA and 5.6 k $\Omega$  pull-up resistor.
- 10. Common mode transient immunity in logic high level is the maximum tolerable (positive)  $dV_{cm}/dt$  on the leading edge of the common mode pulse signal,  $V_{CM}$ , to assure that the output will remain in a logic high state (i.e.,  $V_O > 2.0 \text{ V}$ ). Common mode transient immunity in logic low level is the maximum tolerable (negative)  $dV_{cm}/dt$  on the trailing edge of the common mode pulse signal,  $V_{CM}$ , to assure that the output will remain in a logic low state (i.e.,  $V_O < 0.8 \text{ V}$ ).

## **Isolation Characteristics** (T<sub>A</sub> = 25°C unless otherwise specified.)

Symbol	Parameter	Device	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>ISO</sub>	Withstand Isolation Test Voltage	All	RH $\leq$ 50%, I <sub>I-O</sub> $\leq$ 10 $\mu$ A t = 1 minute, f = 50 Hz <sup>(11)(13)</sup>	5,000			VAC <sub>RMS</sub>
R <sub>I-O</sub>	Resistance (Input to Output)	All	V <sub>I-O</sub> = 500 V <sub>DC</sub> <sup>(11)</sup>		10 <sup>11</sup>		Ω
C <sub>I-O</sub>	Capacitance (Input to Output)	All	$f = 1 \text{ MHz}, V_{I-O} = 0 V_{DC}^{(11)}$		1		pF
I <sub>I-I</sub>	Input-Input Insulation Leakage Current	HCPL2530M, HCPL2531M	RH $\leq$ 45%, V <sub>I-I</sub> = 500 V <sub>DC</sub> , t = 5 s <sup>(12)</sup>		< 1		nA
R <sub>I-I</sub>		1101 2200 1111	$V_{I-I} = 500 \ V_{DC}^{(12)}$		10 <sup>12</sup>		Ω
C <sub>I-I</sub>	Input-Input Capacitance	HCPL2530M, HCPL2531M	f = 1 MHz <sup>(12)</sup>		0.2		pF

#### Notes:

- 11. Device is considered a two terminal device: pins 1, 2, 3 and 4 are shorted together and pins 5, 6, 7 and 8 are shorted together.
- 12. Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together.
- 13. 5000  $V_{RMS}$  for 1 minute duration is equivalent to 6000  $V_{RMS}$  for 1 second duration.

## **Typical Performance Curves**

For single-channel devices; 6N135M, 6N136M, and HCPL4503M.




Figure 3. Normalized CTR vs. Forward Current




Figure 4. Normalized CTR vs. Temperature




Figure 5. Output Current vs. Output Voltage




Figure 6. Logic High Output Current vs. Temperature




Figure 7. Propagation Delay vs. Temperature




Figure 8. Propagation Delay vs. Load Resistance

## Typical Performance Curves (Continued)

For dual-channel devices; HCPL2530M and HCPL2531M.




Figure 9. Normalized CTR vs. Forward Current




Figure 10. Normalized CTR vs. Temperature




Figure 11. Output Current vs. Output Voltage




Figure 12. Logic High Output Current vs. Temperature




Figure 13. Propagation Delay vs. Temperature





Figure 14. Propagation Delay vs. Load Resistance

## **Test Circuits**



Test Circuit for 6N135M, 6N136M, and HCPL4503M





Figure 15. Switching Time Test Circuit







Figure 16. Common Mode Immunity Test Circuit

## **Reflow Profile**



Profile Freature	Pb-Free Assembly Profile
Temperature Min. (Tsmin)	150°C
Temperature Max. (Tsmax)	200°C
Time (t <sub>S</sub> ) from (Tsmin to Tsmax)	60 to 120 s
Ramp-up Rate (t <sub>L</sub> to t <sub>P</sub> )	3°C/second maximum
Liquidous Temperature (T <sub>L</sub> )	217°C
Time (t <sub>L</sub> ) Maintained Above (T <sub>L</sub> )	60 to 150 s
Peak Body Package Temperature	260°C +0°C / -5°C
Time (t <sub>P</sub> ) within 5°C of 260°C	30 s
Ramp-down Rate (T <sub>P</sub> to T <sub>L</sub> )	6°C/s maximum
Time 25°C to Peak Temperature	8 minutes maximum

Figure 17. Relow Profile

## **Ordering Information**

Part Number	Package	Packing Method
6N135M	DIP 8-Pin	Tube (50 units per tube)
6N135SM	SMT 8-Pin (Lead Bend)	Tube (50 units per tube)
6N135SDM	SMT 8-Pin (Lead Bend)	Tape and Reel (1,000 units per reel)
6N135VM	DIP 8-Pin, DIN EN/IEC 60747-5-5 Option	Tube (50 units per tube)
6N135SVM	SMT 8-Pin (Lead Bend), DIN EN/IEC 60747-5-5 Option	Tube (50 units per tube)
6N135SDVM	SMT 8-Pin (Lead Bend), DIN EN/IEC 60747-5-5 Option	Tape and Reel (1,000 units per reel)
6N135TVM	DIP 8-Pin, 0.4" Lead Spacing, DIN EN/IEC 60747-5-5 Option	Tube (50 units per tube)
6N135TSVM	SMT 8-Pin, 0.4" Lead Spacing, DIN EN/IEC 60747-5-5 Option	Tube (50 units per tube)
6N135TSR2VM	SMT 8-Pin, 0.4" Lead Spacing, DIN EN/IEC 60747-5-5 Option	Tape and Reel (1,000 units per reel)

#### Note:

The product orderable part number system listed in this table also applies to the 6N136M, HCPL4503M, HCPL2530M, and HCPL2531M product families.

## **Marking Information**





Figure 14. Top Mark


Defini	Definitions				
1	Fairchild Logo				
2	Device Number				
3	DIN EN/IEC60747-5-5 Option (only appears on component ordered with this option)				
4	Two Digit Year Code, e.g., '15'				
5	Two Digit Work Week Ranging from '01' to '53'				
6	Assembly Package Code				

## **Carrier Tape Specifications (Option SD)**





Symbol	Description	Dimension in mm
W	Tape Width	16.0 ± 0.3
t	Tape Thickness	$0.30 \pm 0.05$
P <sub>0</sub>	Sprocket Hole Pitch	4.0 ± 0.1
D <sub>0</sub>	Sprocket Hole Diameter	1.55 ± 0.05
Е	Sprocket Hole Location	1.75 ± 0.10
F	Pocket Location	7.5 ± 0.1
P <sub>2</sub>		2.0 ± 0.1
Р	Pocket Pitch	12.0 ± 0.1
A <sub>0</sub>	Pocket Dimensions	10.30 ±0.20
B <sub>0</sub>		10.30 ±0.20
K <sub>0</sub>		4.90 ±0.20
W <sub>1</sub>	Cover Tape Width	13.2 ± 0.2
d	Cover Tape Thickness	0.1 Maximum
	Maximum Component Rotation or Tilt	10°
R	Minimum Bending Radius	30

## **Carrier Tape Specifications (Option TSR2)**




Symbol	Description	Dimension in mm
W	Tape Width	$24.0 \pm 0.3$
t	Tape Thickness	$0.40 \pm 0.1$
P <sub>0</sub>	Sprocket Hole Pitch	$4.0 \pm 0.1$
D <sub>0</sub>	Sprocket Hole Diameter	1.55 ± 0.05
Е	Sprocket Hole Location	1.75 ± 0.10
F	Pocket Location	11.5 ± 0.1
P <sub>2</sub>		2.0 ± 0.1
Р	Pocket Pitch	16.0 ± 0.1
A <sub>0</sub>	Pocket Dimensions	12.80 ± 0.1
B <sub>0</sub>		10.35 ± 0.1
K <sub>0</sub>		5.7 ±0.1
W <sub>1</sub>	Cover Tape Width	21.0 ± 0.1
d	Cover Tape Thickness	0.1 Maximum
	Maximum Component Rotation or Tilt	10°
R	Minimum Bending Radius	30














- A) NO STANDARD APPLIES TO THIS PACKAGE
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSION
- D) DWG FILENAME AND REVISION: MKT-N08Lrev2.




















#### NOTES:

- A) NO STANDARD APPLIES TO THIS PACKAGE
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSION
- D) DRAWING FILENAME AND REVSION: MKT-N08Hrev7.





ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative