NLAST4501

Single SPST Analog Switch

The NLAST4501 is an analog switch manufactured in sub−micron silicon−gate CMOS technology. It achieves very low R_{ON} while maintaining extremely low power dissipation. The device is a bilateral switch suitable for switching either analog or digital signals, which may vary from zero to full supply voltage.

The NLAST4501 is a low voltage, TTL (low threshold) compatible device, pin for pin compatible with the MAX4501.

The Enable pin is compatible with standard TTL level outputs when supply voltage is nominal 5.0 V. It is also over−voltage tolerant, making it a very useful logic level translator.

Features

- Guaranteed R_{ON} of 32 Ω at 5.5 V
- Low Power Dissipation: I_{CC} = 2 μA
- Low Threshold Enable pin TTL compatible at 5.0 V
- TTL version and pin for pin with NLAS4501
- Provides Voltage translation for many different voltage levels
    3.3 to 5.0 V, Enable pin may go as high as $+5.5$ V
    1.8 to 3.3 V
    1.8 to 2.5 V
- Improved version of MAX4501 (at any voltage between 2 and 5.5 V)
- Chip Complexity: FETs = 11
- Pb−Free Packages are Available

ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS

SC70−5/SC−88A/SOT−353
DF SUFFIX
CASE 419A

A3 M ▪

TSOP−5
DT SUFFIX
CASE 483

A3AYW ▪

A3 = Specific Device Code
M = Date Code*
A = Assembly Location
Y = Year
W = Work Week
▪ = Pb−Free Package

(Note: Microdot may be in either location)

*Date Code orientation and/or position and underbar may vary depending upon manufacturing location.

Figure 1. Pinout (Top View)

PIN ASSIGNMENT

Pin	Function
1	COM
2	NO
3	GND
4	ENABLE
5	V_{CC}

FUNCTION TABLE

On/Off Enable Input	State of Analog Switch
L	Off
H	On

ORDERING INFORMATION

See detailed ordering and shipping information on page 8 of this data sheet.

MAXIMUM RATINGS

Rating		Symbol	Value	Unit
Positive DC Supply Voltage		V_{CC}	-0.5 to $+7.0$	V
Digital Input Voltage (Enable)		V_{IN}	-0.5 to $+7.0$	V
Analog Output Voltage (V_{NO} or V_{COM})		V_{IS}	-0.5 to V_{CC} $+0.5$	V
DC Current, Into or Out of Any Pin		I_{IK}	± 20	mA
Storage Temperature Range		T_{STG}	-65 to $+150$	°C
Lead Temperature, 1 mm from Case for 10 Seconds		T_L	260	°C
Junction Temperature under Bias		T_J	$+150$	°C
Thermal Resistance	SC70–5/SC–88A (Note 1) TSOP–5	θ_{JA}	350 230	°C/W
Power Dissipation in Still Air at 85°C	SC70–5/SC–88A TSOP–5	P_D	150 200	mW
Moisture Sensitivity		MSL	Level 1	
Flammability Rating	Oxygen Index: 30% – 35%	F_R	UL 94 V–0 @ 0.125 in	
ESD Withstand Voltage	Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4)	V_{ESD}	> 2000 > 100 N/A	V
Latchup Performance	Above V_{CC} and Below GND at 85°C (Note 5)	$I_{Latchup}$	± 300	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
1. Measured with minimum pad spacing on an FR4 board, using 10 mm–by–1 inch, 2–ounce copper trace with no air flow.
2. Tested to EIA/JESD22–A114–A.
3. Tested to EIA/JESD22–A115–A.
4. Tested to JESD22–C101–A.
5. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Parameter		Symbol	Min	Max	Unit
Positive DC Supply Voltage		V_{CC}	2.0	5.5	V
Digital Input Voltage (Enable)		V_{IN}	GND	5.5	V
Static or Dynamic Voltage Across an Off Switch		V_{IO}	GND	V_{CC}	V
Analog Input Voltage (NO, COM)		V_{IS}	GND	V_{CC}	V
Operating Temperature Range, All Package Types		T_A	-55	$+125$	°C
Input Rise or Fall Time, (Enable Input)	$V_{CC} = 3.3$ V $\pm$ 0.3 V $V_{CC} = 5.0$ V $\pm$ 0.5 V	t_r, t_f	0 0	100 20	ns/V

DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

| Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0

Figure 2. Failure Rate vs. Time Junction Temperature

NLAST4501

DC CHARACTERISTICS – Digital Section (Voltages Referenced to GND)

Parameter	Condition	Symbol	V$_{CC}$	Guaranteed Max Limit			Unit
				−55°C to 25°C	<85°C	<125°C	
Minimum High–Level Input Voltage, Enable Inputs		V$_{IH}$	3.0 4.5 5.5	1.4 2.0 2.0	1.4 2.0 2.0	1.4 2.0 2.0	V
Maximum Low–Level Input Voltage, Enable Inputs		V$_{IL}$	3.0 4.5 5.5	0.53 0.8 0.8	0.53 0.8 0.8	0.53 0.8 0.8	V
Maximum Input Leakage Current, Enable Inputs	V$_{IN}$ = 5.5 V or GND	I$_{IN}$	0 V to 5.5 V	± 0.1	± 1.0	± 1.0	μA
Maximum Quiescent Supply Current (per package)	Enable and VIS = V$_{CC}$ or GND	I$_{CC}$	5.5	1.0	1.0	2.0	μA

DC ELECTRICAL CHARACTERISTICS – Analog Section

Parameter	Condition	Symbol	V$_{CC}$	Guaranteed Max Limit			Unit
				−55°C to 25°C	<85°C	<125°C	
Maximum ON Resistance (Figures 8 – 12)	V$_{IN}$ = V$_{IH}$ V$_{IS}$ = V$_{CC}$ to GND I$_{Is}$I = ≤10.0mA	R$_{ON}$	3.0 4.5 5.5	45 30 25	50 35 30	55 40 35	Ω
ON Resistance Flatness	V$_{IN}$ = V$_{IH}$ I$_{Is}$I = ≤10.0 mA V$_{IS}$ = 1 V, 2 V, 3.5 V	R$_{FLAT(ON)}$	4.5	4	4	5	Ω
Off Leakage Current, Pin 2 (Figure 3)	V$_{IN}$ = V$_{IL}$ V$_{NO}$ = 1.0 V, V$_{COM}$ = 4.5 V or V$_{COM}$ = 1.0 V and V$_{NO}$ 4.5 V	I$_{NO(OFF)}$	5.5	1	10	100	nA
Off Leakage Current, Pin 1 (Figure 3)	V$_{IN}$ = V$_{IL}$ V$_{NO}$ = 4.5 V or 1.0 V V$_{COM}$ = 1.0 V or 4.5 V	I$_{COM(OFF)}$	5.5	1	10	100	nA

AC ELECTRICAL CHARACTERISTICS (Input t$_r$ = t$_f$ = 3.0 ns)

Parameter	Test Conditions	Symbol	V$_{CC}$ (V)	Guaranteed Max Limit									Unit
				−55°C to 25°C			<85°C			<125°C			
				Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Turn–On Time	R$_L$ = 300 Ω, C$_L$ = 35 pF (Figures 4, 5, and 13)	t$_{ON}$	2.0 3.0 4.5 5.5		7.0 5.0 4.5 4.5	14 10 9 9			16 12 11 11			16 12 11 11	ns
Turn–Off Time	R$_L$ = 300 Ω, C$_L$ = 35 pF (Figures 4, 5, and 13)	t$_{OFF}$	2.0 3.0 4.5 5.5		11.0 7.0 5.0 5.0	22 14 10 10			24 16 12 12			24 16 12 12	ns
Typical @ 25, VCC = 5.0 V													
Maximum Input Capacitance, Select Input Analog I/O (switch off) Common I/O (switch off) Feedthrough (switch on)		C$_{IN}$ C$_{NO \text{ or }}$ C$_{NC}$ C$_{COM(OFF)}$ C$_{COM(ON)}$		8 10 10 20									pF

ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

Parameter	Condition	Symbol	V_{CC} V	Limit 25°C	Unit
Maximum On–Channel –3dB Bandwidth or Minimum Frequency Response	V_{IS} = 0 dBm V_{IS} centered between V_{CC} and GND (Figures 6 and 14)	BW	3.0 4.5 5.5	190 200 220	MHz
Maximum Feedthrough On Loss	V_{IS} = 0 dBm @ 10 kHz V_{IS} centered between V_{CC} and GND (Figure 6)	V_{ONL}	3.0 4.5 5.5	−2 −2 −2	dB
Off–Channel Isolation	f = 100 kHz; V_{IS} = 1 V RMS V_{IS} centered between V_{CC} and GND (Figures 6 and 15)	V_{ISO}	3.0 4.5 5.5	−93	dB
Charge Injection Enable Input to Common I/O	V_{IS} = V_{CC} to GND, F_{IS} = 20 kHz t_r = t_f = 3 ns R_{IS} = 0 Ω, C_L = 1000 pF Q = C_L * ΔV_{OUT} (Figures 7 and 16)	Q	3.0 5.5	1.5 3.0	pC
Total Harmonic Distortion THD + Noise	F_{IS} = 20 Hz to 1 MHz, R_L = Rgen = 600 Ω, C_L = 50 pF $\quad\quad\quad\quad\quad\quad$ V_{IS} = 3.0 V_{PP} sine wave $\quad\quad\quad\quad\quad\quad$ V_{IS} = 5.0 V_{PP} sine wave (Figure 17)	THD	3.3 5.5	0.3 0.15	%

Figure 3. Switch Leakage vs. Temperature

Figure 4. t_{ON}/t_{OFF}

Figure 5. t_{ON}/t_{OFF}

NLAST4501

Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch. V_{ISO}, Bandwidth and V_{ONL} are independent of the input signal direction.

V_{ISO} = Off Channel Isolation = $20 \, Log \left(\dfrac{V_{OUT}}{V_{IN}} \right)$ for V_{IN} at 100 kHz

V_{ONL} = On Channel Loss = $20 \, Log \left(\dfrac{V_{OUT}}{V_{IN}} \right)$ for V_{IN} at 100 kHz to 50 MHz

Bandwidth (BW) = the frequency 3 dB below V_{ONL}

**Figure 6. Off Channel Isolation/On Channel Loss (BW)/Crosstalk
(On Channel to Off Channel)/V$_{ONL}$**

Figure 7. Charge Injection: (Q)

Figure 8. R$_{ON}$ vs. V$_{COM}$ and V$_{CC}$ (@25°C)

Figure 9. R$_{ON}$ vs. V$_{COM}$ and Temperature, V$_{CC}$ = 2.0 V

Figure 10. R$_{ON}$ vs. V$_{COM}$ and Temperature, V$_{CC}$ = 2.5 V

Figure 11. R$_{ON}$ vs. V$_{COM}$ and Temperature, V$_{CC}$ = 3.0 V

Figure 12. R$_{ON}$ vs. V$_{COM}$ and Temperature, V$_{CC}$ = 4.5 V

Figure 13. Switching Time vs. Supply Voltage, T = 25°C

NLAST4501

Figure 14. ON Channel Bandwidth and Phase Shift Over Frequency

Figure 15. Off Channel Isolation

Figure 16. Charge Injection vs. V_{COM}

Figure 17. THD vs. Frequency

ORDERING INFORMATION

Device	Device Nomenclature					Package	Shipping†
	Circuit Indicator	Technology	Device Function	Package Suffix	Tape & Reel Suffix		
NLAST4501DFT2						SC−88A/SOT−353/ SC70	
NLAST4501DFT2G	NL	AST	4501	DF	T2	SC−88A/SOT−353/ SC70 (Pb−Free)	3000/Tape & Reel
NLAST4501DTT1				DT	T1	TSOP−5	
NLAST4501DTT1G						TSOP−5 (Pb−Free)	

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS

ON Semiconductor®

SC−88A (SC−70−5/SOT−353)
CASE 419A−02
ISSUE L

SCALE 2:1

DATE 17 JAN 2013

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. 419A−01 OBSOLETE. NEW STANDARD 419A−02.
4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.071	0.087	1.80	2.20
B	0.045	0.053	1.15	1.35
C	0.031	0.043	0.80	1.10
D	0.004	0.012	0.10	0.30
G	0.026 BSC		0.65 BSC	
H	---	0.004	---	0.10
J	0.004	0.010	0.10	0.25
K	0.004	0.012	0.10	0.30
N	0.008 REF		0.20 REF	
S	0.079	0.087	2.00	2.20

D 5 PL ⊕ 0.2 (0.008) Ⓜ B Ⓜ

SOLDER FOOTPRINT

$\frac{0.50}{0.0197}$

$\frac{0.65}{0.025}$

$\frac{0.65}{0.025}$

$\frac{0.40}{0.0157}$

$\frac{1.9}{0.0748}$

SCALE 20:1 $\left(\frac{mm}{inches}\right)$

GENERIC MARKING DIAGRAM*

XXXM▪

XXX = Specific Device Code
M = Date Code
▪ = Pb−Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:
PIN 1. BASE
2. EMITTER
3. BASE
4. COLLECTOR
5. COLLECTOR

STYLE 2:
PIN 1. ANODE
2. EMITTER
3. BASE
4. COLLECTOR
5. CATHODE

STYLE 3:
PIN 1. ANODE 1
2. N/C
3. ANODE 2
4. CATHODE 2
5. CATHODE 1

STYLE 4:
PIN 1. SOURCE 1
2. DRAIN 1/2
3. SOURCE 1
4. GATE 1
5. GATE 2

STYLE 5:
PIN 1. CATHODE
2. COMMON ANODE
3. CATHODE 2
4. CATHODE 3
5. CATHODE 4

STYLE 6:
PIN 1. EMITTER 2
2. BASE 2
3. EMITTER 1
4. COLLECTOR
5. COLLECTOR 2/BASE 1

STYLE 7:
PIN 1. BASE
2. EMITTER
3. BASE
4. COLLECTOR
5. COLLECTOR

STYLE 8:
PIN 1. CATHODE
2. COLLECTOR
3. N/C
4. BASE
5. EMITTER

STYLE 9:
PIN 1. ANODE
2. CATHODE
3. ANODE
4. ANODE
5. ANODE

Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.

DOCUMENT NUMBER:	**98ASB42984B**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	**SC−88A (SC−70−5/SOT−353)**		**PAGE 1 OF 1**

MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS

ON Semiconductor®

TSOP–5
CASE 483
ISSUE N

DATE 12 AUG 2020

SCALE 2:1

NOTE 5

2X △ 0.10 T

D 5X

⊕ 0.20 C A B

2X △ 0.20 T

B

5 4

1 • 2 3

S

B

A

G

A

TOP VIEW

M

K

DETAIL Z

△ 0.05

C

H

C SEATING PLANE

SIDE VIEW

J

DETAIL Z

END VIEW

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSION A.
5. OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY.

DIM	MILLIMETERS	
	MIN	MAX
A	2.85	3.15
B	1.35	1.65
C	0.90	1.10
D	0.25	0.50
G	0.95 BSC	
H	0.01	0.10
J	0.10	0.26
K	0.20	0.60
M	0 °	10 °
S	2.50	3.00

SOLDERING FOOTPRINT*

$\frac{1.9}{0.074}$

$\frac{0.95}{0.037}$

$\frac{2.4}{0.094}$

$\frac{1.0}{0.039}$

$\frac{0.7}{0.028}$

SCALE 10:1 $\left(\frac{mm}{inches}\right)$

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*

5

XXXAYW▪

• ▪

1

Analog

5

XXX M▪

• ▪

1

Discrete/Logic

XXX = Specific Device Code
A = Assembly Location
Y = Year
W = Work Week
▪ = Pb–Free Package

XXX = Specific Device Code
M = Date Code
▪ = Pb–Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot " ▪", may or may not be present.

DOCUMENT NUMBER:	98ARB18753C	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSOP–5		PAGE 1 OF 1

PUBLICATION ORDERING INFORMATION

◊