Power MOSFET

40 V, 14.5 m Ω , 29 A, Dual N-Channel

Features

- Small Footprint (5 x 6 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- NVMFD5C478NLWF Wettable Flanks Product
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	40	V
Gate-to-Source Voltage			V_{GS}	±20	V
Continuous Drain		T _C = 25°C	I _D	29	Α
Current R _{θJC} (Notes 1, 2, 3, 4)	Steady	T _C = 100°C		20.6	
Power Dissipation	State	T _C = 25°C	P _D	23	W
R _{θJC} (Notes 1, 2, 3)		T _C = 100°C		12	
Continuous Drain		T _A = 25°C	I _D	10.5	Α
Current R _{θJA} (Notes 1 & 3, 4)	Steady State	T _A = 100°C		7.5	
Power Dissipation		T _A = 25°C	P_{D}	3.1	W
R _{θJA} (Notes 1, 3)		T _A = 100°C		1.5	
Pulsed Drain Current	$T_A = 25$	°C, t _p = 10 μs	I _{DM}	98	Α
Operating Junction and Storage Temperature			T _J , T _{stg}	-55 to +175	°C
Source Current (Body Diode)			I _S	19	Α
Single Pulse Drain-to-Source Avalanche Energy (I _{L(pk)} = 1.4 A)			E _{AS}	48	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 3)	$R_{\theta JC}$	6.4	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	48.8	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Psi (Ψ) is used as required per JESD51–12 for packages in which substantially less than 100% of the heat flows to single case surface.
- Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- Continuous DC current rating. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.




ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX	
40 V	14.5 mΩ @ 10 V	29 A	
	25 mΩ @ 4.5 V	297	


Dual-Channel



1

DFN8, 5x6 (S08FL) CASE 506BT

MARKING AND PIN CONNECTION DIAGRAM



XXXXXX = 5C478L (NVMFD5C478NL) or 478LWF (NVMFD5C478NLWF)

A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability
■ Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering, marking and shipping information on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•	•	•			•	•
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		40			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, V _{DS} = 40 V	T _J = 25°C			10	μΑ
			T _J = 125°C			250	
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{C}$	_{SS} = 20 V			100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{E}$	ο = 20 μΑ	1.2		2.2	V
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I	_D = 7.5 A		12.1	14.5	mΩ
		V _{GS} = 4.5 V,	V _{GS} = 4.5 V, I _D = 7.5 A		20	25	1
Forward Transconductance	9FS	V _{DS} = 15 V, I	_D = 15 A		25		S
CHARGES AND CAPACITANCES		_			•	•	
Input Capacitance	C _{iss}				420		pF
Output Capacitance	C _{oss}	$V_{GS} = 0 \text{ V, f} = V_{DS} = 2$	1.0 MHz, 5 V		185		1
Reverse Transfer Capacitance	C _{rss}	v _{DS} = ∠o v			9		1
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 10 \text{ V}, V_{DS} = 32 \text{ V}, I_{D} = 7.5 \text{ A}$ $V_{GS} = 4.5 \text{ V}, V_{DS} = 32 \text{ V}, I_{D} = 7.5 \text{ A}$			8.1		nC
Threshold Gate Charge	Q _{G(TH)}				1.0		nC
Gate-to-Source Charge	Q_{GS}				1.7		1
Gate-to-Drain Charge	Q_GD				1.2		1
Total Gate Charge	Q _{G(TOT)}				3.9		nC
SWITCHING CHARACTERISTICS (No	ote 6)	_			•	•	
Turn-On Delay Time	t _{d(on)}				6		ns
Rise Time	t _r	V _{GS} = 10 V. V _I	ns = 32 V.		14		1
Turn-Off Delay Time	t _{d(off)}	$V_{GS} = 10 \text{ V}, V_{DS} = 32 \text{ V},$ $I_{D} = 7.5 \text{ A}, R_{G} = 1 \Omega$			18		1
Fall Time	t _f				3.5		1
DRAIN-SOURCE DIODE CHARACTE	RISTICS				•	•	
Forward Diode Voltage	V_{SD}	$V_{GS} = 0 V$	T _J = 25°C		0.84	1.2	V
		$I_{S} = 7.5 \text{ A}$	T _J = 125°C		0.72		1
Reverse Recovery Time	t _{RR}		1		17		ns
Charge Time	ta	$V_{GS} = 0 \text{ V, } dl_S/dt = 100 \text{ A/}\mu\text{s,}$ $l_S = 7.5 \text{ A}$			7.0		1
Discharge Time	t _b				10		1
Reverse Recovery Charge	Q _{RR}				6		nC

^{5.} Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On–Resistance vs. Gate–to–Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation





Figure 8. Gate-to-Source Voltage vs. Total Charge



 R_G , GATE RESISTANCE (Ω)




Figure 10. Diode Forward Voltage vs. Current






Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. I_{PEAK} vs. Time in Avalanche

TYPICAL CHARACTERISTICS





Figure 13. Thermal Characteristics

DEVICE ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NVMFD5C478NLT1G	5C478L	DFN8 (Pb-Free)	1500 / Tape & Reel
NVMFD5C478NLWFT1G	478LWF	DFN8 (Pb-Free)	1500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON50417E	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN8 5X6, 1.27P DUAL FLAG (SO8FL-DUAL)		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative