# Micropower Dual CMOS Voltage Comparator

The NCV2393 and TS393 are micropower CMOS dual voltage comparators. They feature extremely low consumption of 6  $\mu$ A typical per comparator and operate over a wide temperature range of  $T_A = -40$  to 125°C. The NCV2393 and TS393 are available in an SOIC–8 package.


### **Features**

- Extremely Low Supply Current: 6 μA Typical Per Channel
- Wide Supply Range: 2.7 to 16 V
- Extremely Low Input Bias Current: 1 pA Typical
- Extremely Low Input Offset Current: 1 pA Typical
- Input Common Mode Range Includes VSS
- High Input Impedance:  $10^{12} \Omega$
- Pin-to-Pin Compatibility with Dual Bipolar LM393
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant



# ON Semiconductor®

www.onsemi.com




Partie 1

SOIC-8 CASE 751

A = Assembly Location

L = Wafer Lot Y = Year W = Work Week ■ = Pb-Free Package

## **PIN CONNECTIONS**



# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCV2393DR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel
TS393DR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## **PIN DESCRIPTION**

Pin	Name	Туре	Description
1	OUT 1	Output	Output of comparator 1. The open-drain output requires an external pull-up resistor.
2	IN- 1	Input	Inverting input of comparator 1
3	IN+ 1	Input	Non-inverting input of comparator 1
4	VSS	Power	Negative supply
5	IN+ 2	Input	Non-inverting input of comparator 2
6	IN- 2	Input	Inverting input of comparator 2
7	OUT 2	Output	Output of comparator 2. The open-drain output requires an external pull-up resistor.
8	VDD	Power	Positive supply

# **ABSOLUTE MAXIMUM RATINGS (Note 1)**

Over operating free-air temperature, unless otherwise stated

Parameter	Limit	Unit
Supply Voltage, V <sub>S</sub> (V <sub>DD</sub> -V <sub>SS</sub> )	18	V
INPUT AND OUTPUT PINS	·	
Input Voltage (Note 2)	18	V
Input Differential Voltage, V <sub>ID</sub> (Note 3)	±18	V
Input Current (through ESD protection diodes)	50	mA
Output Voltage	18	V
Output Current	20	mA
TEMPERATURE		
Storage Temperature	-65 to +150	°C
Junction Temperature	150	°C
ESD RATINGS		
Human Body Model	1500	V
Machine Model	50	V
LATCH-UP RATINGS		
Latch-up Current	100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Stresses beyond the absolute maximum ratings can lead to reduced reliability and damage.
- 2. Excursions of input voltages may exceed the power supply level. As long as the common mode voltage [V<sub>CM</sub> = (V<sub>IN</sub>+ + V<sub>IN</sub>-)/2] remains within the specified range, the comparator will provide a stable output state. However, the maximum current through the ESD diodes of the input stage must strictly be observed.
- 3. Input differential voltage is the non-inverting input terminal with respect to the inverting input terminal. To prevent damage to the gates, each comparator includes back-to-back zener didoes between input terminals. When differential voltage exceeds 6.2 V, the diodes turn on. Input resistors of 1 kΩ have been integrated to limit the current in this event.
- 4. This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per AEC-Q100-002 (JEDEC standard: JESD22-A114) ESD Machine Model tested per AEC-Q100-003 (JEDEC standard: JESD22-A115) Latch-up Current tested per JEDEC standard: JESD78.

# THERMAL INFORMATION (Note 5)

Thermal Metric	Symbol	Value	Unit
Junction-to-Ambient (Note 6)	$\theta_{\sf JA}$	190	°C/W
Junction-to-Case Top	$\Psi_{JT}$	107	°C/W

- 5. Short-circuits can cause excessive heating and destructive dissipation. Values are typical.
- 6. Multilayer board, 1 oz. copper, 400 mm<sup>2</sup> copper area, both junctions heated equally

# **OPERATING CONDITIONS**

Parameter	Symbol	Limit	Unit
Supply Voltage (V <sub>DD</sub> – V <sub>SS</sub> )	V <sub>S</sub>	+2.7 to +16	V
Operating Free Air Temperature Range	T <sub>A</sub>	-40 to +125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Parameter	Symbol	Condition	s	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						•	
Offset Voltage	Vos	V <sub>CM</sub> = mid-supply			1.4	13	mV
						14	mV
Input Bias Current (Note 7)	I <sub>IB</sub>	V <sub>CM</sub> = mid-supply			1		pА
						600	pΑ
Input Offset Current (Note 7)	I <sub>OS</sub>	V <sub>CM</sub> = mid-supply			1		pА
						300	рA
Input Common Mode Range	V <sub>CM</sub>			V <sub>SS</sub>		V <sub>DD</sub> – 1.5	V
				V <sub>SS</sub>		V <sub>DD</sub> -	٧
Common Mode Rejection Ratio	CMRR	$V_{CM} = V_{SS}$ to $V_{CM} = V_{DD} - 1.5 V$			70		dB
OUTPUT CHARACTERISTICS	•			•	•	•	
Output Voltage Low	V <sub>OL</sub>	V <sub>ID</sub> = -1 V, I <sub>OL</sub> = +6 mA			V <sub>SS</sub> + 300	V <sub>SS</sub> + 450	mV
						V <sub>SS</sub> + 700	mV
Output Current High	I <sub>OH</sub>	V <sub>ID</sub> = +1 V, V <sub>OH</sub>	V <sub>ID</sub> = +1 V, V <sub>OH</sub> = +3 V		2	40	nA
						1000	nA
DYNAMIC PERFORMANCE	-						
Propagation Delay Low to	t <sub>PLH</sub>	V <sub>CM</sub> = mid-supply,	5 mV overdrive		2.1		μs
High		$f = 10 \text{ kHz}, R_{PU} = 5.1 \text{ k}\Omega,$ $C_L = 50 \text{ pF}$	TTL input		0.6		μs
Propagation Delay High to	t <sub>PHL</sub>	V <sub>CM</sub> = mid-supply,	5 mV overdrive		3.9		μs
Low		$f = 10 \text{ kHz}, R_{PU} = 5.1 \text{ k}\Omega,$ $C_L = 50 \text{ pF}$	TTL input		0.2		μs
POWER SUPPLY					1	1	
Power Supply Rejection Ratio	PSRR	V <sub>S</sub> = +3 V to +	+5 V		70		dB
Quiescent Current	I <sub>DD</sub>	Per channel, no load, o	output = LOW		6	15	μΑ
						20	μА

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


7. Guaranteed by characterization and/or design.

ELECTRICAL CHARACTERISTICS:  $V_S = +5 \text{ V}$ , unless otherwise noted (Boldface limits apply over the specified temperature range,  $T_A = -40^{\circ}\text{C}$  to +125°C, guaranteed by characterization and/or design.)

Parameter	Symbol	Conditio	ns	Min	Тур	Max	Unit
INPUT CHARACTERISTICS	3						
Offset Voltage	Vos	V <sub>CM</sub> = mid-supply V, \	/ <sub>S</sub> = 5 V to 10 V		1.4	13	mV
						14	mV
Input Bias Current	I <sub>IB</sub>	V <sub>CM</sub> = mid-s	supply		1		pА
(Note 8)						600	pА
Input Offset Current	los	V <sub>CM</sub> = mid-s	supply		1		pА
(Note 8)						300	pА
Input Common Mode Range	V <sub>CM</sub>			V <sub>SS</sub>		V <sub>DD</sub> – 1.5	V
				V <sub>SS</sub>		V <sub>DD</sub> -	٧
Common Mode Rejection Ratio	CMRR	$V_{CM} = V_{SS}$ to $V_{CM} =$	= V <sub>DD</sub> – 1.5 V		71		dB
OUTPUT CHARACTERISTI	cs			•	•		
Output Voltage Low	V <sub>OL</sub>	$V_{ID} = -1 V$ , $I_{OL}$	= +6 mA		V <sub>SS</sub> + 260	V <sub>SS</sub> + 350	mV
						V <sub>SS</sub> + 550	mV
Output Current High	I <sub>OH</sub>	V <sub>ID</sub> = +1 V, V <sub>OH</sub> = +5 V			2	40	nA
						1000	nA
DYNAMIC PERFORMANCE				•			
Fall Time	t <sub>FALL</sub>	50 mV overdrive, f = 10 k $C_L = 50$ $\mu$	Hz, R <sub>PU</sub> = 5.1 kΩ, oF		25		ns
Propagation Delay Low to		V <sub>CM</sub> = mid-supply,	5 mV overdrive	1	2.1		μs
High		$f = 10 \text{ kHz}, R_{PU} = 5.1 \text{ k}\Omega,$ $C_L = 50 \text{ pF}$	10 mV overdrive		1.2		μs
			20 mV overdrive		0.8		μs
			40 mV overdrive		0.5		μS
			TTL input		0.6		μs
Propagation Delay High to Low	t <sub>PHL</sub>	V <sub>CM</sub> = mid-supply,	5 mV overdrive		5.8		μs
to Low		$f = 10 \text{ kHz}, R_{PU} = 5.1 \text{ k}\Omega,$ $C_L = 50 \text{ pF}$	10 mV overdrive		3.2		μs
			20 mV overdrive		1.7		μs
			40 mV overdrive		1.0		μs
			TTL input		0.3		μs
POWER SUPPLY							
Power Supply Rejection Ratio	PSRR	VS = +5 V to =	= +10 V		80		dB
0 :	1	Per channel, no load,	output – LOW		6	15	μΑ
Quiescent Current	I <sub>DD</sub>	1 of origination, no load,	output = LOVV				'

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

8. Guaranteed by characterization and/or design









Figure 7. t<sub>PLH</sub> vs. Overdrive



 $T_A = -55^{\circ}C$ T<sub>A</sub> = 70°C T<sub>A</sub> = 70°C  $T_A = -55^{\circ}C$ 8.0 8.0  $T_A = 85^{\circ}C$  $T_A = -40^{\circ}C$  $T_A = -40^{\circ}C$ T<sub>A</sub> = 85°C T<sub>A</sub> = 25°C T<sub>A</sub> = 125°C 0.6 0.6  $T_A = 25^{\circ}C$ T<sub>A</sub> = 125°C OFFSET VOLTAGE (mV) OFFSET VOLTAGE (mV) 0.4 0.4 0.2 0.2 0 0 -0.2 -0.2 -0.4 -0.4 -0.6 -0.6 V<sub>DD</sub> = 2.5 V  $V_{DD} = 1.5 \text{ V}$ -0.8 -0.8  $V_{SS} = -2.5 \text{ V}$  $V_{SS} = -1.5 V$ -1.0 -0.5 0.5 -2.5 -1.0 -0.5 -1.5 -1.5 1.0 INPUT COMMON MODE VOLTAGE (V) INPUT COMMON MODE VOLTAGE (V) Figure 10.  $V_{OS}$  vs.  $V_{CM}$  ( $V_S = 3 V$ ) Figure 11.  $V_{OS}$  vs.  $V_{CM}$  ( $V_S = 5 V$ )









Figure 13. Offset Voltage Distribution



SOIC-8 NB CASE 751-07 **ISSUE AK** 


**DATE 16 FEB 2011** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.


	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.053	0.069
D	0.33 0.51		0.013	0.020
G	1.27	1.27 BSC		0 BSC
Н	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
М	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

# **SOLDERING FOOTPRINT\***



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


# **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code = Assembly Location

= Wafer Lot = Year = Work Week

= Pb-Free Package



XXXXXX = Specific Device Code = Assembly Location Α

= Year ww = Work Week

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

# **STYLES ON PAGE 2**

DOCUMENT NUMBER: 98ASB42564B Electronic versions are uncontrolled except when accessed directly from the Docu Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in				
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2	

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

# SOIC-8 NB CASE 751-07 ISSUE AK

# DATE 16 FEB 2011

STYLE 3: PIN 1. DRAIN, PIE #1 CTOR, #1 CTOR, #2 CTOR, #1 CTOR, #2 CTOR, #2 CTOR, #2 CTOR, #2 CTOR, #1	2. ANODE 3. ANODE 4. ANODE 5. ANODE 6. ANODE 7. ANODE 8. COMMON CATHODE  STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #1 Vd  STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN 8. TYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #1
E PIN 1. INPUT 2. EXTERNAL BY 3. THIRD STAGE 4. GROUND E 5. DRAIN 6. GATE 3 7. SECOND STAGE 8. FIRST STAGE STYLE 11: ID PIN 1. SOURCE 1 2. GATE 1 T 3. SOURCE 2 ID 4. GATE 2 ID 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 ID 8. DRAIN 1 ID	PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #2 7. EMITTER, #1 Vd 8. COLLECTOR, #1  STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN 8. TYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2
ID PIN 1. SOURCE 1 2. GATE 1 T 3. SOURCE 2 ID 4. GATE 2 ID 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 ID 8. DRAIN 1 STYLE 15: RCE PIN 1. ANODE 1 E 2. ANODE 1 RCE 3. ANODE 1	PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2
STYLE 15:  RCE PIN 1. ANODE 1 E 2. ANODE 1 RCE 3. ANODE 1	PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2
N 7. CATHODE, CON N 8. CATHODE, CON	MMON         5. COLLECTOR, DIE #2           MMON         6. COLLECTOR, DIE #2           MMON         7. COLLECTOR, DIE #1           MMON         8. COLLECTOR, DIE #1
STYLE 19: PIN 1. SOURCE 1 E 2. GATE 1 E 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 DE 7. DRAIN 1 DE 8. MIRROR 1	STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 23: E1 PIN 1. LINE 1 IN DN CATHODE/VCC 2. COMMON ANC DN CATHODE/VCC 3. COMMON ANC E3 4. LINE 2 IN DN ANODE/GND 5. LINE 2 OUT E4 6. COMMON ANC E5 7. COMMON ANC DN ANODE/GND 8. LINE 1 OUT	ODE/GND 2. EMITTER ODE/GND 3. COLLECTOR/ANODE
STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN	STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V MON 6. VBULK 7. VBULK 8. VIN
1 1	
;	STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ E 5. SOURCE E 6. SOURCE E 7. SOURCE 8. DRAIN

DOCUMENT NUMBER:	DCUMENT NUMBER: 98ASB42564B Printed versions are uncontrolled except when			
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2	

ON Semiconductor and IN are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative