


## N+P-Channel 30-V (D-S) MOSFET

### GENERAL DESCRIPTION

The ME4548 is the N+P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.

### PIN CONFIGURATION




Ordering Information: ME4548 (Pb-free)  
ME4548-G (Green product-Halogen free)

### FEATURES

- $R_{DS(ON)} \leq 20 \text{ m}\Omega @ V_{GS}=10\text{V (N-Ch)}$
- $R_{DS(ON)} \leq 28 \text{ m}\Omega @ V_{GS}=4.5\text{V (N-Ch)}$
- $R_{DS(ON)} \leq 25\text{m}\Omega @ V_{GS}=-10\text{V (P-Ch)}$
- $R_{DS(ON)} \leq 40 \text{ m}\Omega @ V_{GS}=-4.5\text{V (P-Ch)}$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

### APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load SwitchC
- LCD Display inverter



### Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter	Symbol	N-Channel Maximum Ratings	P-Channel Maximum Ratings	Unit
Drain-Source Voltage	$V_{DS}$	30	-30	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	$\pm 20$	V
Continuous Drain Current*	$T_A=25^\circ\text{C}$	8.1	-7.1	A
	$T_A=70^\circ\text{C}$	6.5	-5.6	
Pulsed Drain Current	$I_{DM}$	30	-30	A
Maximum Power Dissipation*	$T_A=25^\circ\text{C}$	2	2	W
	$T_A=70^\circ\text{C}$	1.28	1.28	
Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150		$^\circ\text{C}$
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	62.5		$^\circ\text{C/W}$

\*The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper

**N+P-Channel 30-V (D-S) MOSFET**
**Electrical Characteristics (T<sub>J</sub> = 25°C Unless Otherwise Specified)**

Symbol	Parameter	Limit		Min	Typ	Max	Unit
<b>STATIC</b>							
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250 μA V <sub>GS</sub> =0V, I <sub>D</sub> =-250 μA	N-Ch P-Ch	30 -30			V
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250 μA	N-Ch P-Ch	1.0 -1.0		2.5 -2.5	V
I <sub>GSS</sub>	Gate Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V	N-Ch P-Ch			±100 ±100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =24V, V <sub>GS</sub> =0V V <sub>DS</sub> =-24V, V <sub>GS</sub> =0V	N-Ch P-Ch			1 -1	μA
R <sub>DS(ON)</sub>	Drain-Source on-State Resistance <sup>a</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> =8.1A	N-Ch			20	mΩ
		V <sub>GS</sub> =-10V, I <sub>D</sub> =-7.1A	P-Ch			25	
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =6A V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-5.6A	N-Ch P-Ch			28 40	
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =1A, V <sub>GS</sub> =0V I <sub>S</sub> =-1A, V <sub>GS</sub> =0V	N-Ch P-Ch		0.75 -0.7	1 -1	V
<b>DYNAMIC</b>							
Q <sub>g</sub>	Total Gate Charge	N-Channel V <sub>DS</sub> =15V, V <sub>GS</sub> =10V, I <sub>D</sub> =10A  P-Channel V <sub>DS</sub> =-15V, V <sub>GS</sub> =-10V, I <sub>D</sub> =-9.1A	N-Ch P-Ch		19 38		nC
Q <sub>gs</sub>	Gate-Source Charge		N-Ch P-Ch		4.5 7.7		
Q <sub>gd</sub>	Gate-Drain Charge		N-Ch P-Ch		3 9		
C <sub>iss</sub>	Input Capacitance	N-Channel V <sub>DS</sub> =-15V, V <sub>GS</sub> =0V, f=1MHz  P-Channel V <sub>DS</sub> =-15V, V <sub>GS</sub> =0V, f=1MHz	N-Ch P-Ch		720 1490		pF
C <sub>oss</sub>	Output Capacitance		N-Ch P-Ch		85 209		
C <sub>rss</sub>	Reverse Transfer Capacitance		N-Ch P-Ch		23 148		
t <sub>d(on)</sub>	Turn-On Delay Time	N-Channel V <sub>DD</sub> =25V, R <sub>L</sub> =25Ω I <sub>D</sub> =1A, V <sub>GEN</sub> =10V, R <sub>G</sub> =6Ω  P-Channel V <sub>DD</sub> =-15V, R <sub>L</sub> =15Ω I <sub>D</sub> =-1A, V <sub>GEN</sub> =-10V, R <sub>G</sub> =6Ω	N-Ch P-Ch		12 38.2		ns
t <sub>r</sub>	Turn-On Rise Time		N-Ch P-Ch		7 16.7		
t <sub>d(off)</sub>	Turn-Off Delay Time		N-Ch P-Ch		44 106		
t <sub>f</sub>	Turn-Off Fall Time		N-Ch P-Ch		4 24.1		







- Notes:
- Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.
  - Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.

DCC  
正式發行

**N+P-Channel 30-V (D-S) MOSFET**

Typical Characteristics (T<sub>J</sub> = 25°C Noted)






**N-CHANNEL**



N+P-Channel 30-V (D-S) MOSFET

Typical Characteristics (T<sub>J</sub> = 25°C Noted)

N-CHANNEL








DCC  
正式發行

N+P-Channel 30-V (D-S) MOSFET





Typical Characteristics (T<sub>J</sub> = 25°C Noted)

P-CHANNEL





**N+P-Channel 30-V (D-S) MOSFET**  
**Typical Characteristics (T<sub>J</sub> = 25°C Noted)**

**P-CHANNEL**



### SOP-8 Package Outline



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.25
$\theta$	0°	7°

Note: 1. Refer to JEDEC MS-012AA.

2. Dimension "D" does not include mold flash, protrusions or gate burrs . Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.

