


**P- Channel 60-V (D-S) MOSFET**

**GENERAL DESCRIPTION**

The ME4473-G is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.

**PIN CONFIGURATION**




**FEATURES**

- $R_{DS(ON)} \leq 17m\Omega @ V_{GS} = -10V$
- $R_{DS(ON)} \leq 21m\Omega @ V_{GS} = -4.5V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

**APPLICATIONS**

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter



**P-Channel MOSFET**

Ordering Information: ME4473-G (Green product-Halogen free )

**Absolute Maximum Ratings (Tc=25°C Unless Otherwise Noted)**

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	$V_{DS}$	-60	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current*	$I_D$	$T_c = 25^\circ C$	-9.7
		$T_c = 70^\circ C$	-7.8
Pulsed Drain Current	$I_{DM}$	-39	A
Maximum Power Dissipation*	$P_D$	$T_c = 25^\circ C$	2.5
		$T_c = 70^\circ C$	1.6
Operating Junction Temperature	$T_J$	-55 to 175	$^\circ C$
Thermal Resistance-Junction to Case*	$R_{\theta JC}$	50	$^\circ C/W$

\*The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper

**P- Channel 60-V (D-S) MOSFET**
**Electrical Characteristics** ( $T_c = 25^\circ\text{C}$  Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=-250\ \mu A$	-60			V
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=-250\ \mu A$	-1		-3	V
$I_{GSS}$	Gate Leakage Current	$V_{DS}=0V, V_{GS}=\pm 20V$			$\pm 100$	nA
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS}=-60V, V_{GS}=0V$			-1	$\mu A$
$R_{DS(ON)}$	Drain-Source On-State Resistance <sup>a</sup>	$V_{GS}=-10V, I_D=-17A$		14	17	m $\Omega$
		$V_{GS}=-4.5V, I_D=-14A$		16	21	
$V_{SD}$	Diode Forward Voltage	$I_S=-17A, V_{GS}=0V$		-1.0	-1.2	V
<b>DYNAMIC</b>						
$Q_g$	Total Gate Charge	$V_{DS}=-30V, V_{GS}=-10V, I_D=-17A$		91.3		nC
$Q_g$	Total Gate Charge	$V_{DS}=-30V, V_{GS}=-4.5V, I_D=-17A$		43.5		
$Q_{gs}$	Gate-Source Charge			18.5		
$Q_{gd}$	Gate-Drain Charge			22.2		
$C_{iss}$	Input capacitance	$V_{DS}=-30V, V_{GS}=0V, F=1MHz$		4664		pF
$C_{oss}$	Output Capacitance			569		
$C_{rss}$	Reverse Transfer Capacitance			233		
$t_{d(on)}$	Turn-On Delay Time	$V_{DS}=-30V, R_L=1.8\ \Omega$ $V_{GS}=-10V, R_G=6\ \Omega$ $I_D=-17A$		130		ns
$t_r$	Turn-On Rise Time			101		
$t_{d(off)}$	Turn-Off Delay Time			180		
$t_f$	Turn-Off Fall Time			55.7		

 Notes:a. Pulse test; pulse width  $\leq 300\mu s$ , duty cycle  $\leq 2\%$ 

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.





**P- Channel 60-V (D-S) MOSFET**

**Typical Characteristics (T<sub>J</sub> =25°C Noted)**






**P- Channel 60-V (D-S) MOSFET**

Typical Characteristics (T<sub>J</sub> =25°C Noted)



**SOP-8 Package Outline**



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.25
$\theta$	0°	7°