

P-Channel Enhancement Mode Mosfet



GENERAL DESCRIPTION

The ME2309 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

(SOT-23)

Top View



Ordering Information: ME2309(Pb-free)

ME2309-G (Green product-Halogen free)

FEATURES

- $R_{DS(ON)} \leq 215\text{m}\Omega @ V_{GS} = -10V$
- $R_{DS(ON)} \leq 260\text{m}\Omega @ V_{GS} = -4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V_{DS}	-60	V
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain	$T_A=25^\circ\text{C}$	I_D	-1.9	A
	$T_A=70^\circ\text{C}$	I_D	-1.5	A
Pulsed Drain Current		I_{DM}	-7.6	A
Maximum Power Dissipation	$T_A=25^\circ\text{C}$	P_D	1.4	W
	$T_A=70^\circ\text{C}$	P_D	0.9	W
Storage Temperature Range		T_{STG}	-55 to 150	$^\circ\text{C}$
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	90	$^\circ\text{C}/\text{W}$

*The device mounted on 1in² FR4 board with 2 oz copper

P-Channel Enhancement Mode Mosfet
Electrical Characteristics (TA = 25°C Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250 μA	-60			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250 μA	-1		-3	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-60V, V _{GS} =0V			-10	μA
R _{Ds(ON)}	Drain-Source On-Resistance	V _{GS} =-10V, I _D = -1.8A		170	215	mΩ
		V _{GS} =-4.5V, I _D = -1.4A		200	260	
V _{SD}	Diode Forward Voltage	I _S =-1.2A, V _{GS} =0V			-1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =-48, V _{GS} =-4.5V, I _D =-1A		6.3		nC
Q _{gs}	Gate-Source Charge			2.3		
Q _{gd}	Gate-Drain Charge			1.8		
C _{iss}	Input Capacitance	V _{DS} =-25V, V _{GS} =0V, f=1MHz		364		pF
C _{oss}	Output Capacitance			41		
C _{rss}	Reverse Transfer Capacitance			12		
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V,f=1MHz		9.8		Ω
t _{d(on)}	Turn-On Delay Time	V _{DS} =-30V, R _L =30Ω R _{GEN} =3.3Ω, V _{GS} =-10V I _D =-1A		20		ns
t _r	Turn-On Rise Time			33.1		
t _{d(off)}	Turn-Off Delay Time			5.2		
t _f	Turn-Off Fall Time			3.8		

Notes: a. Pulse test; pulse width ≤ 300us, duty cycle≤ 2%

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.





P-Channel Enhancement Mode Mosfet

Typical Characteristics (T_J =25°C Noted)






P-Channel Enhancement Mode Mosfet

Typical Characteristics (T_J = 25°C Noted)



P-Channel Enhancement Mode Mosfet

SOT-23 Package Outline



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	2.800	3.00
B	1.200	1.70
C	0.900	1.30
D	0.350	0.50
G	1.780	2.04
H	0.010	0.15
J	0.085	0.20
K	0.300	0.65
L	0.890	1.02
S	2.100	3.00
V	0.450	0.60