



ZABG4003

4 STAGE FET LNA BIAS CONTROLLER

Summary

The ZABG4003 is an advanced GaAs and HEMT FETs bias controller designed to operate from minimal supply rails and intended primarily for satellite Low Noise Blocks (LNBs). With the addition of one capacitor and two resistors, the ZABG4003 provides drain voltage and current control for up to 4 external grounded source FETs. Generating the regulated negative rail required for FET gate biasing whilst operating from a single supply of 2.1V to 5V. The -2V negative bias can also be used to supply other external circuits. Setting drain currents on the ZABG4003 uses two resistors to split control between two pairs of FETs. This allows the operating current of input FETs to be adjusted to minimize noise, whilst the following FET stages can separately be adjusted for maximum gain.

Features


- Provides Bias for up to 4 GaAs and HEMT FETs
- Operating Range of 2.1V to 5V
- Ultra-Low Operating Current of 0.95mA
- Dynamic FET Protection
- Amplifier FET Drain Current Selectable (4mA to 15mA)
- Regulated Negative Rail Generator Requires only 1 External Capacitor
- Expended Temperature Range of -40°C to +105°C
- U-QFN3030-16 (Type B) Surface Mount Package
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)

Applications

- Low Power LNB's
- Digital LNB's
- IP LNB's
- Twin LNB's and Quad LNB's
- General Purpose LNA Bias

- Notes: 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
 - 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
 - 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.

Twin LNB System Diagrams





Device Description

The ZABG series of devices are designed to meet the bias requirements of GaAs and HEMT FETs commonly used in satellite receiver LNBs with a minimum of external components whilst operating from a minimal voltage supply and using minimal current.

The ZABG4003 has four FET bias stages that can be programmed to provide a constant drain current. Programming of the FET bias stage arrangement and the operating currents of each FET group is achieved by resistors connected to the R_{CAL1} and R_{CAL2} pins, allowing input FETs to be biased for optimum noise, amplifier FETs for optimum gain. Amplifier FETs can be operated at currents in the range 4 to 15mA. D1 and D3 on the ZABG4003 can be programmed with R_{CAL1} over the range of 4 to 15mA and D2 and D4 are programmed with R_{CAL2} .

Drain voltages of amplifier stages are set at 2.0V and are current limited to approximately current set by their associated R_{CAL} resistors.

Depletion mode FETs require a negative voltage bias supply when operated in grounded source circuits. The ZABG4003 includes an integrated switched capacitor DC-DC converter generating a regulated output of -2V to allow single supply operation. The ZABG4003 has been designed to be used with supply rails of 2.1V to 5.0V and the V_{DD} range has been extended to 5.5V to allow for 10% supply variation.

It is possible to use less than the full complement of FET bias controls, unused drain and gate connections can be left open circuit without affecting operation of the remaining bias circuits.


To protect the external FETs the circuits have been designed to ensure that, under any conditions including power up/down transients, the gate drive from the bias circuits cannot exceed -2.5V. Additionally each stage has its own individual current limiter. Furthermore if the negative rail experiences a fault condition, such as overload or short circuit, the drain supply to the FETs will be limited, avoiding excessive current flow.

The ZABG4003 is available in the 16 pin U-QFN3030-16 (Type B) package.

Device operating temperature is -40°C to +105°C to suit a wide range of environmental conditions.



Pin Assignments and Descriptions



U-QFN3030-16 (Type B)

Pin Number	Pin Name	Description	
1	D2	Drain GaAs FET 2	
2	G2	Gate GaAs FET 2	
3, 5, 6	NC	No Connection	
4	Gnd	Ground	
7	C _{SUB}	Negative rail reservoir capacitor	
8	R _{CAL2}	Drain current setting for D2 and D4	
9	R _{CAL1}	Drain current setting for D1 and D3	
10	G4	Gate GaAs FET 4	
11	D4	Drain GaAs FET 4	
12	G3	Gate GaAs FET 3	
13	D3	Drain GaAs FET 3	
14	V _{DD}	Supply voltage	
15	D1	Drain GaAs FET 1	
16	G1	Gate GaAs FET 1	
Pad	Gnd	Ground connection recommended or no connection	

Maximum Ratings

Symbol	Parameter	Rating	Unit
V _{DD}	Supply Voltage	-0.6 to +6	V
I _{DD}	Supply Current	100	mA
—	Power Dissipation U-QFN3030-16 (Type B)	650	mW
TJ	Junction Temperature	+135	°C
T _{STG}	Storage Temperature Range	-40 to +150	°C



Recommended Operating Conditions (Note 8)

Symbol	Parameter	Min	Мах	Unit
V _{DD}	Operating Voltage Range	2.1	5.5	V
T _A	Operating Temperature Range	-40	+105	°C

Electrical Characteristics (@T_A = + 25° C, V_{DD} = 2.3V, R_{CAL1} = R_{CAL2} = 33k Ω , setting I_{D1} to I_{D4} set to 10mA.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{DD}		$I_{D1-4} = 0$	_	0.95	2.0	mA
I _{DD(L)}	Supply Current	I _{D1-4} = 10mA	_	_	45	mA
Vcsub		I _{CSUB} = 0	-2.5	-2.0	-1.5	V
V _{CSUB(L)}	Substrate Voltage (Note 5)	$I_{CSUB} = -20\mu A$	_	_	-1.5	V
fosc	Oscillator Frequency	_	_	7.5	_	MHz
V _{D(NOISE)}	Drain Voltage (Note 6)	$C_{GATE-GND} = 10nF$ $C_{DRAIN-GND} = 10nF$	_	_	0.02	V _{РК-РК}
V _{G(NOISE)}	Gate Voltage (Note 6)	$C_{GATE-GND} = 10nF$ $C_{DRAIN-GND} = 10nF$	_	_	0.005	V _{PK-PK}
Gate Character	istics					
Gate (G1 to G4)						
l _G	Current Range	—	-50	_	60	μA
V _{G(L)}	Voltage Low	$I_D = 12mA, I_G = -10\mu A$	-2.5	-2.0	-1.5	V
V _{G(H)}	Voltage High	$I_{\rm D} = 8 {\rm mA}, I_{\rm G} = 0$	0	0.7	1.0	V
Drain Characte	ristics					
Drain (D1 to D4)						
I _D	Current Range	D1 and D4	4	_	15	mA
I _{D(OP)}	Current Operating (Note 4)	Standard Application Circuit	8	10	12	mA
V _{D(OP)}	Voltage Operating (Note 7)	I _D = 10mA	1.8	2.0	2.2	V
dV_D/dV_{DD}	delta V _D vs V _{DD}	V _{DD} = 2.3V to 5.5V	_	0.075	_	%/V
dI_D/dV_{DD}	delta I _D vs V _{DD}	V _{DD} = 2.3V to 5.5V	_	0.7	_	%/V
dV _D /dT _A	delta V _D vs T _A	$T_{A} = -40^{\circ}C \text{ to } +105^{\circ}C$	_	150	_	ppm

Notes:


Characteristics are measured using up to two external reference resistors, R_{CAL1} and R_{CAL2}.
The negative bias voltages are generated on-chip using an internal oscillator. An external 47nF capacitor is required for this purpose.
Noise voltage measurements are made with FETs and gate and drain capacitors of value 10nF in place. Noise voltages are not measured in production.

7. The maximum operating drain voltage is equal to V_{DD} or $V_{\text{D(OP)}}$ max whichever is lower.

8. ESD sensitive, handling precautions are recommended.



Typical Characteristics (@T_A = +25°C, V_{DD} = 2.3V, R_{CAL1} = R_{CAL2} = 33k Ω (setting I_D to 10mA), unless otherwise stated.)



NEW PRODUCT

ZABG4003 Document number: DS38915 Rev. 2 - 2




Application Information

Below are partial applications circuits for the ZABG4003 showing all external components needed for biasing one of the four FET stages available as a typical LNA (Low Noise Amplifier). Each bias stage is provided with a gate and drain pin. The drain pin provides a regulated 2.0V supply that includes a drain current monitor. The drain current taken by the external FET is compared with a user selected level, generating a signal that adjusts the gate voltage of the FET to obtain the required drain current. If for any reason, an attempt is made to draw more than the user set drain current from the drain pin, the drain voltage will be reduced to ensure excess current is not taken. The gate pin drivers are also current limited.

The bias stages are split up into two groups, with the drain current of each group set by an external R_{CAL} resistor. R_{CAL1} sets the drain currents of stages 1 and 3, whilst R_{CAL2} sets the drain currents of stages 2 and 4.

This allows the optimization of drain currents for differing tasks such as input stages where noise can be critical and later amplifier stages where gain may be more important. A graph showing the relationship between the value of R_{CAL} and I_D is provided in the *Typical Characteristics* section of this datasheet.

The R_{CAL1} and R_{CAL2} pins act as voltage sources, so we do not advise directly connecting these pins together for use with a common RCAL resistor. In applications where all drain currents are to be set the same, we recommend the use of two identical value RCAL resistors as shown in the following schematic.



The Gnd flag on the underside ZABG4003 must be connected to ground or left open circuit.

The ZABG4003 includes a switched capacitor DC-DC converter that is used to generate the negative supply required to bias depletion mode FETs used in common source circuit configuration as shown above. This converter uses an external capacitor C_{SUB} as the output reservoir capacitor. The circuit provides a regulated -2V supply both for gate driver use and for external use if required (for extra discrete bias stages, mixer bias, local oscillator bias etc.). The -2V supply is available from the C_{SUB} pin.


If any bias stages are not required, their gate and drain pins may be left open circuit. If all bias stages associated with an R_{CAL} resistor are not required, then this resistor may be omitted.




Ordering Information

Part Number	Package	Reel Size (inches)	Tape Width (mm)	Quantity Per Reel
ZABG4003JA16TC	U-QFN3030-16 (Type B)	13	8	3,000

Marking Information








Package Outline Dimensions

Please see http://www.diodes.com/package-outlines.html for the latest version.






U-QFN3030-16					
Type B Dim Min Max Typ					
		Max	Тур		
Α	0.55	0.65	0.60		
A1	0	0.05	0.02		
A3	-	-	0.15		
b	0.18	0.28	0.23		
D	2.95	3.05	3.00		
D2	1.40	1.60	1.50		
Е	2.95	3.05	3.00		
E2	1.40	1.60	1.50		
e	-	-	0.50		
L	0.35	0.45	0.40		
Z	-	-	0.625		
All Dimensions in mm					

Suggested Pad Layout

Please see http://www.diodes.com/package-outlines.html for the latest version.



Dimensions	Value (in mm)
С	0.500
G	0.150
G1	0.150
X	0.350
X1	1.800
Y	0.600
Y1	1.800

U-QFN3030-16 (Type B)

ZABG4003 Document number: DS38915 Rev. 2 - 2



IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
 - 1. are intended to implant into the body, or
 - 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2019, Diodes Incorporated

www.diodes.com