

Features

- ◆ 512K x 36, 1M x 18 memory configurations
- ◆ Supports high performance system speed - 200 MHz (3.2 ns Clock-to-Data Access)
- ◆ ZBT™ Feature - No dead cycles between write and read cycles
- ◆ Internally synchronized output buffer enable eliminates the need to control \overline{OE}
- ◆ Single R/\overline{W} (READ/WRITE) control pin
- ◆ Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications
- ◆ 4-word burst capability (interleaved or linear)
- ◆ Individual byte write ($\overline{BW}_1 - \overline{BW}_4$) control (May tie active)
- ◆ Three chip enables for simple depth expansion
- ◆ 2.5V power supply ($\pm 5\%$)
- ◆ 2.5V I/O Supply (V_{DDO})
- ◆ Power down controlled by ZZ input
- ◆ Boundary Scan JTAG Interface (IEEE 1149.1 Compliant)
- ◆ Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA)
- ◆ Green parts available, see Ordering Information

Functional Block Diagram - 512K x 36



5313 dnw 01

OCTOBER 2017

Description

The IDT71T75602/802 are 2.5V high-speed 18,874,368-bit (18 Mega-bit) synchronous SRAMs. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, they have been given the name ZBT™, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and two cycles later the associated data cycle occurs, be it read or write.

The IDT71T75602/802 contain data I/O, address and control signal registers. Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable $\overline{\text{CEN}}$ pin allows operation of the IDT71T75602/802 to be suspended as long as necessary. All synchronous inputs are ignored when $\overline{\text{CEN}}$ is high and the internal device registers will hold their previous values.

There are three chip enable pins ($\overline{\text{CE}}_1, \text{CE}_2, \overline{\text{CE}}_2$) that allow the user to deselect the device when desired. If any one of these three is not asserted when $\text{ADV}/\overline{\text{LD}}$ is low, no new memory operation can be initiated.

However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state two cycles after the chip is deselected or a write is initiated.

The IDT71T75602/802 have an on-chip burst counter. In the burst mode, the IDT71T75602/802 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the $\overline{\text{LBO}}$ input pin. The $\overline{\text{LBO}}$ pin selects between linear and interleaved burst sequence. The $\text{ADV}/\overline{\text{LD}}$ signal is used to load a new external address ($\text{ADV}/\overline{\text{LD}} = \text{LOW}$) or increment the internal burst counter ($\text{ADV}/\overline{\text{LD}} = \text{HIGH}$).

The IDT71T75602/802 SRAMs utilize a high-performance 2.5V CMOS process, and are packaged in a JEDEC Standard 14mm x 20mm 100pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA).

Functional Block Diagram - 1M x 18



5313 drw 01b

Pin Description Summary

A ₀ -A ₁₉	Address Inputs	Input	Synchronous
\overline{CE}_1 , CE ₂ , \overline{CE}_2	Chip Enables	Input	Synchronous
\overline{OE}	Output Enable	Input	Asynchronous
R/ \overline{W}	Read/Write Signal	Input	Synchronous
\overline{CEN}	Clock Enable	Input	Synchronous
\overline{BW}_1 , \overline{BW}_2 , \overline{BW}_3 , \overline{BW}_4	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV/ \overline{LD}	Advance burst address / Load new address	Input	Synchronous
\overline{LBO}	Linear / Interleaved Burst Order	Input	Static
TMS	Test Mode Select	Input	N/A
TDI	Test Data Input	Input	N/A
TCK	Test Clock	Input	N/A
TDO	Test Data Output	Output	N/A
\overline{TRST}	JTAG Reset (Optional)	Input	Asynchronous
ZZ	Sleep Mode	Input	Synchronous
I/O ₀ -I/O ₃₁ , I/OP ₁ -I/OP ₄	Data Input / Output	I/O	Synchronous
V _{DD} , V _{DDQ}	Core Power, I/O Power	Supply	Static
V _{SS}	Ground	Supply	Static

5313 tbl 01

Pin Definitions⁽¹⁾

Symbol	Pin Function	I/O	Active	Description
A0-A19	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/LD low, CEN low, and true chip enables.
ADV/LD	Advance / Load	I	N/A	ADV/LD is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When ADV/LD is low with the chip deselected, any burst in progress is terminated. When ADV/LD is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/LD is sampled high.
R/W	Read / Write	I	N/A	R/W signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place two clock cycles later.
CEN	Clock Enable	I	LOW	Synchronous Clock Enable Input. When CEN is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of CEN sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, CEN must be sampled low at rising edge of clock.
BW1-BW4	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (when R/W and ADV/LD are sampled low) the appropriate byte write signal (BW1-BW4) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when R/W is sampled high. The appropriate byte(s) of data are written into the device two cycles later. BW1-BW4 can all be tied low if always doing write to the entire 36-bit word.
CE1, CE2	Chip Enables	I	LOW	Synchronous active low chip enable. CE1 and CE2 are used with CE2 to enable the IDT71T75602/802 (CE1 or CE2 sampled high or CE2 sampled low) and ADV/LD low at the rising edge of clock, initiates a deselect cycle. The ZBT™ has a two cycle deselect, i.e., the data bus will tri-state two clock cycles after deselect is initiated.
CE2	Chip Enable	I	HIGH	Synchronous active high chip enable. CE2 is used with CE1 and CE2 to enable the chip. CE2 has inverted polarity but otherwise identical to CE1 and CE2.
CLK	Clock	I	N/A	This is the clock input to the IDT71T75602/802. Except for OE, all timing references for the device are made with respect to the rising edge of CLK.
I/O0-I/O31 I/OP1-I/OP4	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
LBO	Linear Burst Order	I	LOW	Burst order selection input. When LBO is high the Interleaved burst sequence is selected. When LBO is low the Linear burst sequence is selected. LBO is a static input and it must not change during device operation.
OE	Output Enable	I	LOW	Asynchronous output enable. OE must be low to read data from the 71T75602/802. When OE is high the I/O pins are in a high-impedance state. OE does not need to be actively controlled for read and write cycles. In normal operation, OE can be tied low.
TMS	Test Mode Select	I	N/A	Gives input command for TAP controller. Sampled on rising edge of TDK. This pin has an internal pullup.
TDI	Test Data Input	I	N/A	Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK. This pin has an internal pullup.
TCK	Test Clock	I	N/A	Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK, while test outputs are driven from the falling edge of TCK. This pin has an internal pullup.
TDO	Test Data Output	O	N/A	Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller.
TRST	JTAG Reset (Optional)	I	LOW	Optional asynchronous JTAG reset. Can be used to reset the TAP controller, but not required. JTAG reset occurs automatically at power up and also resets using TMS and TCK per IEEE 1149.1. If not used TRST can be left floating. This pin has an internal pullup. Only available in BGA package.
ZZ	Sleep Mode	I	HIGH	Synchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71T75602/802 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pulldown.
VDD	Power Supply	N/A	N/A	2.5V core power supply.
VDDQ	Power Supply	N/A	N/A	2.5V I/O Supply.
VSS	Ground	N/A	N/A	Ground.

5313 tbl 02

NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{DD}	Core Supply Voltage	2.375	2.5	2.625	V
V _{DDQ}	I/O Supply Voltage	2.375	2.5	2.625	V
V _{SS}	Ground	0	0	0	V
V _{IH}	Input High Voltage - Inputs	1.7	—	V _{DD} + 0.3	V
V _{IH}	Input High Voltage - I/O	1.7	—	V _{DDQ} + 0.3	V
V _{IL}	Input Low Voltage	-0.3 ⁽¹⁾	—	0.7	V

5313 tbl 03

NOTE:

- V_{IL} (min.) = -0.8V for pulse width less than tcvc/2, once per cycle.

Recommended Operating Temperature and Supply Voltage

Grade	Ambient Temperature ⁽¹⁾	V _{SS}	V _{DD}	V _{DDQ}
Commercial	0° C to +70° C	0V	2.5V ± 5%	2.5V ± 5%
Industrial	-40° C to +85° C	0V	2.5V ± 5%	2.5V ± 5%

5313 tbl 05

NOTE:

- During production testing, the case temperature equals the ambient temperature.

Pin Configuration — 512K x 36




5313 drw 02r

Top View 100 TQFP

NOTES:

- Pins 14, 16, and 66 do not have to be connected directly to V_{DD} as long as the input voltage is ≥ V_{IH}.
- Pins 38, 39 and 43 will be pulled internally to V_{DD} if not actively driven. To disable the TAP controller without interfering with normal operation, several settings are possible. Pins 38, 39 and 43 could be tied to V_{DD} or V_{SS} and pin 42 should be left unconnected. Or all JTAG inputs (TMS, TDI and TCK) pins 38, 39 and 43 could be left unconnected "NC" and the JTAG circuit will remain disabled from power up.

Pin Configuration — 1Mx 18



Top View 100 TQFP

NOTES:

1. Pins 14, 16, and 66 do not have to be connected directly to VDD as long as the input voltage is $\geq V_{IH}$.
2. Pins 38, 39 and 43 will be pulled internally to VDD if not actively driven. To disable the TAP controller without interfering with normal operation, several settings are possible. Pins 38, 39 and 43 could be tied to VDD or VSS and pin 42 should be left unconnected. Or all JTAG inputs (TMS, TDI and TCK) pins 38, 39 and 43 could be left unconnected "NC" and the JTAG circuit will remain disabled from power up.

Pin Configuration — 512K X 36, 119 BGA^(1,2) Top View

	1	2	3	4	5	6	7
A	VDDQ	A ₆	A ₄	A ₁₈	A ₈	A ₁₆	VDDQ
B	NC	CE ₂	A ₃	ADV/LD	A ₉	CE ₂	NC
C	NC	A ₇	A ₂	VDD	A ₁₂	A ₁₅	NC
D	I/O ₁₆	I/OP ₃	VSS	NC	VSS	I/OP ₂	I/O ₁₅
E	I/O ₁₇	I/O ₁₈	VSS	CE ₁	VSS	I/O ₁₃	I/O ₁₄
F	VDDQ	I/O ₁₉	VSS	OE	VSS	I/O ₁₂	VDDQ
G	I/O ₂₀	I/O ₂₁	BW ₃	A ₁₇	BW ₂	I/O ₁₁	I/O ₁₀
H	I/O ₂₂	I/O ₂₃	VSS	RW	VSS	I/O ₉	I/O ₈
J	VDDQ	VDD	VDD ⁽¹⁾	VDD	VDD ⁽¹⁾	VDD	VDDQ
K	I/O ₂₄	I/O ₂₆	VSS	CLK	VSS	I/O ₆	I/O ₇
L	I/O ₂₅	I/O ₂₇	BW ₄	NC	BW ₁	I/O ₄	I/O ₅
M	VDDQ	I/O ₂₈	VSS	CEN	VSS	I/O ₃	VDDQ
N	I/O ₂₉	I/O ₃₀	VSS	A ₁	VSS	I/O ₂	I/O ₁
P	I/O ₃₁	I/OP ₄	VSS	A ₀	VSS	I/OP ₁	I/O ₀
R	NC	A ₅	LB0	VDD	VDD ⁽¹⁾	A ₁₃	NC
T	NC	NC	A ₁₀	A ₁₁	A ₁₄	NC	ZZ
U	VDDQ	NC/TMS ⁽²⁾	NC/TDI ⁽²⁾	NC/TCK ⁽²⁾	NC/TDO ⁽²⁾	NC/TRST ^(2,3)	VDDQ

5313 tbl 25b

Pin Configuration — 1M X 18, 119 BGA^(1,2) Top View

	1	2	3	4	5	6	7
A	VDDQ	A ₆	A ₄	A ₁₉	A ₈	A ₁₆	VDDQ
B	NC	CE ₂	A ₃	ADV/LD	A ₉	CE ₂	NC
C	NC	A ₇	A ₂	VDD	A ₁₃	A ₁₇	NC
D	I/O ₈	NC	VSS	NC	VSS	I/OP ₁	NC
E	NC	I/O ₉	VSS	CE ₁	VSS	NC	I/O ₇
F	VDDQ	NC	VSS	OE	VSS	I/O ₆	VDDQ
G	NC	I/O ₁₀	BW ₂	A ₁₈	VSS	NC	I/O ₅
H	I/O ₁₁	NC	VSS	RW	VSS	I/O ₄	NC
J	VDDQ	VDD	VDD ⁽¹⁾	VDD	VDD ⁽¹⁾	VDD	VDDQ
K	NC	I/O ₁₂	VSS	CLK	VSS	NC	I/O ₃
L	I/O ₁₃	NC	VSS	NC	BW ₁	I/O ₂	NC
M	VDDQ	I/O ₁₄	VSS	CEN	VSS	NC	VDDQ
N	I/O ₁₅	NC	VSS	A ₁	VSS	I/O ₁	NC
P	NC	I/OP ₂	VSS	A ₀	VSS	NC	I/O ₀
R	NC	A ₅	LB0	VDD	VDD ⁽¹⁾	A ₁₂	NC
T	NC	A ₁₀	A ₁₅	NC	A ₁₄	A ₁₁	ZZ
U	VDDQ	NC/TMS ⁽²⁾	NC/TDI ⁽²⁾	NC/TCK ⁽²⁾	NC/TDO ⁽²⁾	NC/TRST ^(2,3)	VDDQ

5313 tbl 25c

NOTES:

- J3, R5, and J5 do not have to be directly connected to VDD as long as the input voltage is ≥ V_{IH}.
- U2, U3, U4 and U6 will be pulled internally to VDD if not actively driven. To disable the TAP controller without interfering with normal operation, several settings are possible. U2, U3, U4 and U6 could be tied to VDD or VSS and U5 should be left unconnected. Or all JTAG inputs(TMS, TDI, and TCK and TRST) U2, U3, U4 and U6 could be left unconnected "NC" and the JTAG circuit will remain disabled from power up.
- TRST is offered as an optional JTAG reset if required in the application. If not needed, can be left floating and will internally be pulled to VDD.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial	Industrial	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +3.6	-0.5 to +3.6	V
V _{TERM} ^(3,4)	Terminal Voltage with Respect to GND	-0.5 to V _{DD}	-0.5 to V _{DD}	V
V _{TERM} ^(4,6)	Terminal Voltage with Respect to GND	-0.5 to V _{DD} +0.5	-0.5 to V _{DD} +0.5	V
V _{TERM} ^(5,6)	Terminal Voltage with Respect to GND	-0.5 to V _{DD0} +0.5	-0.5 to V _{DD0} +0.5	V
T _A ⁽⁷⁾	Operating Ambient Temperature	0 to +70	-40 to +85	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-55 to +125	°C
T _{STG}	Storage Temperature	-55 to +125	-55 to +125	°C
P _T	Power Dissipation	2.0	2.0	W
I _{OUT}	DC Output Current	50	50	mA

5313 tbl 06

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{DD} terminals only.
- V_{DD0} terminals only.
- Input terminals only.
- I/O terminals only.
- This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed V_{DD0} during power supply ramp up.
- During production testing, the case temperature equals T_A.

100-Pin TQFP Capacitance

(T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	5	pF
C _{I/O}	I/O Capacitance	V _{OUT} = 3dV	7	pF

5313 tbl 07

119 BGA Capacitance

(T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	7	pF
C _{I/O}	I/O Capacitance	V _{OUT} = 3dV	7	pF

5313 tbl 07a

NOTE:

- This parameter is guaranteed by device characterization, but not production tested.

Synchronous Truth Table⁽¹⁾

\overline{CEN}	R/\overline{W}	Chip ⁽⁶⁾ Enable	ADV/\overline{LD}	\overline{BW}_x	ADDRESS USED	PREVIOUS CYCLE	CURRENT CYCLE	I/O (2 cycles later)
L	L	Select	L	Valid	External	X	LOAD WRITE	D ⁽⁷⁾
L	H	Select	L	X	External	X	LOAD READ	Q ⁽⁷⁾
L	X	X	H	Valid	Internal	LOAD WRITE / BURST WRITE	BURST WRITE (Advance burst counter) ⁽²⁾	D ⁽⁷⁾
L	X	X	H	X	Internal	LOAD READ / BURST READ	BURST READ (Advance burst counter) ⁽²⁾	Q ⁽⁷⁾
L	X	Deselect	L	X	X	X	DESELECT or STOP ⁽³⁾	HiZ
L	X	X	H	X	X	DESELECT / NOOP	NOOP	HiZ
H	X	X	X	X	X	X	SUSPEND ⁽⁴⁾	Previous Value

5313 tbl 08

NOTES:

- L = V_{IL}, H = V_{IH}, X = Don't Care.
- When ADV/\overline{LD} signal is sampled high, the internal burst counter is incremented. The R/\overline{W} signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/\overline{W} signal when the first address is loaded at the beginning of the burst cycle.
- Deselect cycle is initiated when either (\overline{CE}_1 or \overline{CE}_2 is sampled high or CE_2 is sampled low) and ADV/\overline{LD} is sampled low at rising edge of clock. The data bus will tri-state two cycles after deselect is initiated.
- When \overline{CEN} is sampled high at the rising edge of clock, that clock edge is blocked from propagating through the part. The state of all the internal registers and the I/Os remains unchanged.
- To select the chip requires $\overline{CE}_1 = L$, $\overline{CE}_2 = L$, $CE_2 = H$ on these chip enables. Chip is deselected if any one of the chip enables is false.
- Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.
- Q - Data read from the device, D - data written to the device.

Partial Truth Table for Writes⁽¹⁾

OPERATION	R/\overline{W}	\overline{BW}_1	\overline{BW}_2	$\overline{BW}_3^{(6)}$	$\overline{BW}_4^{(3)}$
READ	H	X	X	X	X
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O[0:7], I/OP ₁) ⁽²⁾	L	L	H	H	H
WRITE BYTE 2 (I/O[8:15], I/OP ₂) ⁽²⁾	L	H	L	H	H
WRITE BYTE 3 (I/O[16:23], I/OP ₃) ^(2,3)	L	H	H	L	H
WRITE BYTE 4 (I/O[24:31], I/OP ₄) ^(2,3)	L	H	H	H	L
NO WRITE	L	H	H	H	H

5313 tbl 09

NOTES:

- L = V_{IL}, H = V_{IH}, X = Don't Care.
- Multiple bytes may be selected during the same cycle.
- N/A for X18 configuration.

Interleaved Burst Sequence Table ($\overline{\text{LBO}} = V_{\text{DD}}$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0

5313 tbl 10

NOTE:

- Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Linear Burst Sequence Table ($\overline{\text{LBO}} = V_{\text{SS}}$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

5313 tbl 11

NOTE:

- Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Functional Timing Diagram⁽¹⁾



5313drw 03

NOTES:

- This assumes $\overline{\text{CEN}}$, $\overline{\text{CE}}_1$, CE_2 , $\overline{\text{CE}}_2$ are all true.
- All Address, Control and Data_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data delay from the rising edge of clock.

Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles⁽²⁾

Cycle	Address	R/ \bar{W}	ADV/ \bar{LD}	$\bar{CE}^{(1)}$	\bar{CEN}	\bar{BW}_x	\bar{OE}	I/O	Comments
n	A0	H	L	L	L	X	X	X	Load read
n+1	X	X	H	X	L	X	X	X	Burst read
n+2	A1	H	L	L	L	X	L	Q0	Load read
n+3	X	X	L	H	L	X	L	Q0+1	Deselect or STOP
n+4	X	X	H	X	L	X	L	Q1	NOOP
n+5	A2	H	L	L	L	X	X	Z	Load read
n+6	X	X	H	X	L	X	X	Z	Burst read
n+7	X	X	L	H	L	X	L	Q2	Deselect or STOP
n+8	A3	L	L	L	L	L	L	Q2+1	Load write
n+9	X	X	H	X	L	L	X	Z	Burst write
n+10	A4	L	L	L	L	L	X	D3	Load write
n+11	X	X	L	H	L	X	X	D3+1	Deselect or STOP
n+12	X	X	H	X	L	X	X	D4	NOOP
n+13	A5	L	L	L	L	L	X	Z	Load write
n+14	A6	H	L	L	L	X	X	Z	Load read
n+15	A7	L	L	L	L	L	X	D5	Load write
n+16	X	X	H	X	L	L	L	Q6	Burst write
n+17	A8	H	L	L	L	X	X	D7	Load read
n+18	X	X	H	X	L	X	X	D7+1	Burst read
n+19	A9	L	L	L	L	L	L	Q8	Load write

5313 tbl 12

NOTES:

- $\bar{CE} = L$ is defined as $\bar{CE}_1 = L$, $\bar{CE}_2 = L$ and $CE_2 = H$. $\bar{CE} = H$ is defined as $\bar{CE}_1 = H$, $\bar{CE}_2 = H$ or $CE_2 = L$.
- H = High; L = Low; X = Don't Care; Z = High Impedance.

Read Operation⁽¹⁾

Cycle	Address	R/ \bar{W}	ADV/ \bar{LD}	$\bar{CE}^{(2)}$	\bar{CEN}	\bar{BW}_x	\bar{OE}	I/O	Comments
n	A0	H	L	L	L	X	X	X	Address and Control meet setup
n+1	X	X	X	X	L	X	X	X	Clock Setup Valid
n+2	X	X	X	X	X	X	L	Q0	Contents of Address A0 Read Out

5313 tbl 13

NOTES:

- H = High; L = Low; X = Don't Care; Z = High Impedance.
- $\bar{CE} = L$ is defined as $\bar{CE}_1 = L$, $\bar{CE}_2 = L$ and $CE_2 = H$. $\bar{CE} = H$ is defined as $\bar{CE}_1 = H$, $\bar{CE}_2 = H$ or $CE_2 = L$.

Burst Read Operation⁽¹⁾

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	\overline{CEN}	\overline{BWx}	\overline{OE}	I/O	Comments
n	A ₀	H	L	L	L	X	X	X	Address and Control meet setup
n+1	X	X	H	X	L	X	X	X	Clock Setup Valid, Advance Counter
n+2	X	X	H	X	L	X	L	Q ₀	Address A ₀ Read Out, Inc. Count
n+3	X	X	H	X	L	X	L	Q ₀₊₁	Address A ₀₊₁ Read Out, Inc. Count
n+4	X	X	H	X	L	X	L	Q ₀₊₂	Address A ₀₊₂ Read Out, Inc. Count
n+5	A ₁	H	L	L	L	X	L	Q ₀₊₃	Address A ₀₊₃ Read Out, Load A ₁
n+6	X	X	H	X	L	X	L	Q ₀	Address A ₀ Read Out, Inc. Count
n+7	X	X	H	X	L	X	L	Q ₁	Address A ₁ Read Out, Inc. Count
n+8	A ₂	H	L	L	L	X	L	Q ₁₊₁	Address A ₁₊₁ Read Out, Load A ₂

5313 tbl 14

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Write Operation⁽¹⁾

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	\overline{CEN}	\overline{BWx}	\overline{OE}	I/O	Comments
n	A ₀	L	L	L	L	L	X	X	Address and Control meet setup
n+1	X	X	X	X	L	X	X	X	Clock Setup Valid
n+2	X	X	X	X	L	X	X	D ₀	Write to Address A ₀

5313 tbl 15

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Burst Write Operation⁽¹⁾

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	\overline{CEN}	\overline{BWx}	\overline{OE}	I/O	Comments
n	A ₀	L	L	L	L	L	X	X	Address and Control meet setup
n+1	X	X	H	X	L	L	X	X	Clock Setup Valid, Inc. Count
n+2	X	X	H	X	L	L	X	D ₀	Address A ₀ Write, Inc. Count
n+3	X	X	H	X	L	L	X	D ₀₊₁	Address A ₀₊₁ Write, Inc. Count
n+4	X	X	H	X	L	L	X	D ₀₊₂	Address A ₀₊₂ Write, Inc. Count
n+5	A ₁	L	L	L	L	L	X	D ₀₊₃	Address A ₀₊₃ Write, Load A ₁
n+6	X	X	H	X	L	L	X	D ₀	Address A ₀ Write, Inc. Count
n+7	X	X	H	X	L	L	X	D ₁	Address A ₁ Write, Inc. Count
n+8	A ₂	L	L	L	L	L	X	D ₁₊₁	Address A ₁₊₁ Write, Load A ₂

5313 tbl 16

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Read Operation with Clock Enable Used⁽¹⁾

Cycle	Address	R/ \overline{W}	ADV/ \overline{LD}	$\overline{CE}^{(2)}$	\overline{CEN}	\overline{BWx}	\overline{OE}	I/O	Comments
n	A0	H	L	L	L	X	X	X	Address and Control meet setup
n+1	X	X	X	X	H	X	X	X	Clock n+1 Ignored
n+2	A1	H	L	L	L	X	X	X	Clock Valid
n+3	X	X	X	X	H	X	L	Q0	Clock Ignored. Data Q0 is on the bus.
n+4	X	X	X	X	H	X	L	Q0	Clock Ignored. Data Q0 is on the bus.
n+5	A2	H	L	L	L	X	L	Q0	Address A0 Read out (bus trans.)
n+6	A3	H	L	L	L	X	L	Q1	Address A1 Read out (bus trans.)
n+7	A4	H	L	L	L	X	L	Q2	Address A2 Read out (bus trans.)

5313 tbl 17

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Write Operation with Clock Enable Used⁽¹⁾

Cycle	Address	R/ \overline{W}	ADV/ \overline{LD}	$\overline{CE}^{(2)}$	\overline{CEN}	\overline{BWx}	\overline{OE}	I/O	Comments
n	A0	L	L	L	L	L	X	X	Address and Control meet setup.
n+1	X	X	X	X	H	X	X	X	Clock n+1 Ignored.
n+2	A1	L	L	L	L	L	X	X	Clock Valid.
n+3	X	X	X	X	H	X	X	X	Clock Ignored.
n+4	X	X	X	X	H	X	X	X	Clock Ignored.
n+5	A2	L	L	L	L	L	X	D0	Write Data D0
n+6	A3	L	L	L	L	L	X	D1	Write Data D1
n+7	A4	L	L	L	L	L	X	D2	Write Data D2

5313 tbl 18

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Read Operation with Chip Enable Used⁽¹⁾

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	\overline{CEN}	\overline{BWx}	\overline{OE}	I/O ⁽³⁾	Comments
n	X	X	L	H	L	X	X	?	Deselected.
n+1	X	X	L	H	L	X	X	?	Deselected.
n+2	A0	H	L	L	L	X	X	Z	Address and Control meet setup.
n+3	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+4	A1	H	L	L	L	X	L	Q0	Address A0 Read out. Load A1.
n+5	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+6	X	X	L	H	L	X	L	Q1	Address A1 Read out. Deselected.
n+7	A2	H	L	L	L	X	X	Z	Address and control meet setup.
n+8	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+9	X	X	L	H	L	X	L	Q2	Address A2 Read out. Deselected.

5313 tbl 19

NOTES:

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
2. $\overline{CE} = L$ is defined as $\overline{CE1} = L$, $\overline{CE2} = L$ and $CE2 = H$. $\overline{CE} = H$ is defined as $\overline{CE1} = H$, $\overline{CE2} = H$ or $CE2 = L$.
3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

Write Operation with Chip Enable Used⁽¹⁾

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	\overline{CEN}	\overline{BWx}	\overline{OE}	I/O	Comments
n	X	X	L	H	L	X	X	?	Deselected.
n+1	X	X	L	H	L	X	X	?	Deselected.
n+2	A0	L	L	L	L	L	X	Z	Address and Control meet setup.
n+3	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+4	A1	L	L	L	L	L	X	D0	Address D0 Write in. Load A1.
n+5	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+6	X	X	L	H	L	X	X	D1	Address D1 Write in. Deselected.
n+7	A2	L	L	L	L	L	X	Z	Address and control meet setup.
n+8	X	X	L	H	L	X	X	Z	Deselected or STOP.
n+9	X	X	L	H	L	X	X	D2	Address D2 Write in. Deselected.

5313 tbl 20

NOTES:

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
2. $\overline{CE} = L$ is defined as $CE1 = L$, $CE2 = L$ and $CE2 = H$. $\overline{CE} = H$ is defined as $\overline{CE1} = H$, $\overline{CE2} = H$ or $CE2 = L$.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($V_{DD} = 2.5V \pm 5\%$)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$ I_{II} $	Input Leakage Current	$V_{DD} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DD}$	—	5	μA
$ I_{LI} $	\overline{LBO} , JTAG and ZZ Input Leakage Current ⁽¹⁾	$V_{DD} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DD}$	—	30	μA
$ I_{LO} $	Output Leakage Current	$V_{OUT} = 0V \text{ to } V_{DDO}$, Device Deselected	—	5	μA
V_{OL}	Output Low Voltage	$I_{OL} = +6mA, V_{DD} = \text{Min.}$	—	0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -6mA, V_{DD} = \text{Min.}$	2.0	—	V

5313 tbl 21

NOTE:

- The \overline{LBO} , TMS, TDI, TCK and \overline{TRST} pins will be internally pulled to V_{DD} , and the ZZ pin will be internally pulled to V_{SS} if they are not actively driven in the application.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾ ($V_{DD} = 2.5V \pm 5\%$)

Symbol	Parameter	Test Conditions	200MHz ⁽⁴⁾		166MHz		150MHz		133MHz		100MHz		Unit
			Com'l	Ind	Com'l	Ind	Com'l	Ind	Com'l	Ind	Com'l	Ind	
I_{DD}	Operating Power Supply Current	Device Selected, Outputs Open, $ADV/\overline{LD} = X, V_{DD} = \text{Max.}, V_{IN} \geq V_{IH} \text{ or } \leq V_{IL}, f = f_{MAX}^{(2)}$	275	295	245	265	215	235	195	215	175	195	mA
I_{SB1}	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}, V_{IN} \geq V_{HD} \text{ or } \leq V_{LD}, f = 0^{(2,3)}$	40	60	40	60	40	60	40	60	40	60	mA
I_{SB2}	Clock Running Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}, V_{IN} \geq V_{HD} \text{ or } \leq V_{LD}, f = f_{MAX}^{(2,3)}$	80	100	70	90	60	80	50	70	45	65	mA
I_{SB3}	Idle Power Supply Current	Device Selected, Outputs Open, $\overline{CEN} \geq V_{IH}, V_{DD} = \text{Max.}, V_{IN} \geq V_{HD} \text{ or } \leq V_{LD}, f = f_{MAX}^{(2,3)}$	60	80	60	80	60	80	60	80	60	80	mA
I_{ZZ}	Full Sleep Mode Supply Current	Device Selected, Outputs Open, $\overline{CEN} \leq V_{IH}, V_{DD} = \text{Max.}, V_{IN} \geq V_{HD} \text{ or } \leq V_{LD}, f = f_{MAX}^{(2,3)}, ZZ \geq V_{HD}$	40	60	40	60	40	60	40	60	40	60	mA

5313 tbl 22

NOTES:

- All values are maximum guaranteed values.
- At $f = f_{MAX}$, inputs are cycling at the maximum frequency of read cycles of $1/t_{CYC}$; $f=0$ means no input lines are changing.
- For I/Os $V_{HD} = V_{DDO} - 0.2V, V_{LD} = 0.2V$. For other inputs $V_{HD} = V_{DD} - 0.2V, V_{LD} = 0.2V$.
- 200MHz is for 71T75802 only.

AC Test Load



Figure 1. AC Test Load



Figure 2. Lumped Capacitive Load, Typical Derating

AC Test Conditions

Input Pulse Levels	0 to 2.5V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	$(V_{DDQ}/2)$
Output Timing Reference Levels	$(V_{DDQ}/2)$
AC Test Load	See Figure 1

5313 tbl 23

AC Electrical Characteristics

(VDD = 2.5V +/-5%, Commercial and Industrial Temperature Ranges)


Symbol	Parameter	200MHz ⁽⁶⁾		166MHz		150MHz		133MHz		100MHz		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{CYC}	Clock Cycle Time	5	—	6	—	6.7	—	7.5	—	10	—	ns
t _F ⁽¹⁾	Clock Frequency	—	200	—	166	—	150	—	133	—	100	MHz
t _{CH} ⁽²⁾	Clock High Pulse Width	1.8	—	1.8	—	2.0	—	2.2	—	3.2	—	ns
t _{CL} ⁽²⁾	Clock Low Pulse Width	1.8	—	1.8	—	2.0	—	2.2	—	3.2	—	ns
Output Parameters												
t _{CD}	Clock High to Valid Data	—	3.2	—	3.5	—	3.8	—	4.2	—	5	ns
t _{CDC}	Clock High to Data Change	1.0	—	1.0	—	1.5	—	1.5	—	1.5	—	ns
t _{CLZ} ^(3,4,5)	Clock High to Output Active	1.0	—	1.0	—	1.5	—	1.5	—	1.5	—	ns
t _{CHZ} ^(3,4,5)	Clock High to Data High-Z	1.0	3	1.0	3	1.5	3	1.5	3	1.5	3.3	ns
t _{OE}	Output Enable Access Time	—	3.2	—	3.5	—	3.8	—	4.2	—	5	ns
t _{OLZ} ^(3,4)	Output Enable Low to Data Active	0	—	0	—	0	—	0	—	0	—	ns
t _{OHZ} ^(3,4)	Output Enable High to Data High-Z	—	3.2	—	3.5	—	3.8	—	4.2	—	5	ns
Set Up Times												
t _{SE}	Clock Enable Setup Time	1.4	—	1.5	—	1.5	—	1.7	—	2.0	—	ns
t _{SA}	Address Setup Time	1.4	—	1.5	—	1.5	—	1.7	—	2.0	—	ns
t _{SD}	Data In Setup Time	1.4	—	1.5	—	1.5	—	1.7	—	2.0	—	ns
t _{SW}	Read/Write (R/W) Setup Time	1.4	—	1.5	—	1.5	—	1.7	—	2.0	—	ns
t _{SADV}	Advance/Load (ADV/LD) Setup Time	1.4	—	1.5	—	1.5	—	1.7	—	2.0	—	ns
t _{SC}	Chip Enable/Select Setup Time	1.4	—	1.5	—	1.5	—	1.7	—	2.0	—	ns
t _{SB}	Byte Write Enable (BWx) Setup Time	1.4	—	1.5	—	1.5	—	1.7	—	2.0	—	ns
Hold Times												
t _{HE}	Clock Enable Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{HA}	Address Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{HD}	Data In Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{HW}	Read/Write (R/W) Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{HADV}	Advance/Load (ADV/LD) Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{HC}	Chip Enable/Select Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{HB}	Byte Write Enable (BWx) Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns

NOTES:

- t_F = 1/t_{CYC}.
- Measured as HIGH above 0.6V_{DDO} and LOW below 0.4V_{DDO}.
- Transition is measured ±200mV from steady-state.
- These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
- To avoid bus contention, the output buffers are designed such that t_{CHZ} (device turn-off) is faster than t_{CLZ} (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because t_{CLZ} is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 2.625V) than t_{CHZ}, which is a Max. parameter (worse case at 70 deg. C, 2.375V)
- 200MHz is for 71T75802 only.

5313 tbl 24

Timing Waveform of Read Cycle^(1,2,3,4)




5313 drw 06

NOTES:

1. Q(A1) represents the first output from the external address A1. Q(A2) represents the first output from the external address A2. Q(A2+1) represents the next output data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
3. Burst ends when new address and control are loaded into the SRAM by sampling ADVLD LOW.
4. RW is don't care when the SRAM is bursting (ADVLD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the RW signal when new address and control are loaded into the SRAM.

Timing Waveform of Write Cycles^(1,2,3,4,5)



5313 drw.07

NOTES:

1. D(A1) represents the first input to the external address A1. D(A2) represents the first input to the external address A2. D(A2+) represents the next input data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
2. CE2 limiting transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
4. RW is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the RW signal when new address and control are loaded into the SRAM.
5. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.


Timing Waveform of Combined Read and Write Cycles^(1,2,3)



NOTES:

1. Q(A₁) represents the first output from the external address A₁. D(A₂) represents the input data to the SRAM corresponding to address A₂.
2. CE₂ limiting transitions are identical but inverted to the CE₁ and CE₂ signals. For example, when CE₁ and CE₂ are LOW on this waveform, CE₂ is HIGH.
3. Individual Byte Write signals (BW_x) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

Timing Waveform of **CEN** Operation^(1,2,3,4)




5313.dnw.09

NOTES:

1. Q(A1) represents the first output from the external address A1. D(A2) represents the input data to the SRAM corresponding to address A2.
2. CE2 timing transitions are identical but inverted to the CE1 and CEN signals. For example, when CE1 and CEN are LOW on this waveform, CE2 is HIGH.
3. CEN when sampled high on the rising edge of clock will block that L-to-H transition of the clock from propagating into the SRAM. The part will behave as if the L-to-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
4. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

Timing Waveform of **CS** Operation^(1,2,3,4)




5313 drw 10

NOTES:

1. Q(A1) represents the first output from the external address A1. D(A3) represents the input data to the SRAM corresponding to address A3.
2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
4. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

JTAG Interface Specification



NOTES:

1. Device inputs = All device inputs except TDI, TMS and $\overline{\text{TRST}}$.
2. Device outputs = All device outputs except TDO.
3. During power up, $\overline{\text{TRST}}$ could be driven low or not be used since the JTAG circuit resets automatically. $\overline{\text{TRST}}$ is an optional JTAG reset.

JTAG AC Electrical Characteristics^(1,2,3,4)

Symbol	Parameter			
		Min.	Max.	Units
t _{JCYC}	JTAG Clock Input Period	100	—	ns
t _{JCH}	JTAG Clock HIGH	40	—	ns
t _{JCL}	JTAG Clock Low	40	—	ns
t _{JR}	JTAG Clock Rise Time	—	5 ⁽¹⁾	ns
t _{JF}	JTAG Clock Fall Time	—	5 ⁽¹⁾	ns
t _{JRST}	JTAG Reset	50	—	ns
t _{JRSR}	JTAG Reset Recovery	50	—	ns
t _{JCD}	JTAG Data Output	—	20	ns
t _{JDC}	JTAG Data Output Hold	0	—	ns
t _{JS}	JTAG Setup	25	—	ns
t _{JH}	JTAG Hold	25	—	ns

I5313 tbl 01

NOTES:

1. Guaranteed by design.
2. AC Test Load (Fig. 1) on external output signals.
3. Refer to AC Test Conditions stated earlier in this document.
4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

Scan Register Sizes

Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
JTAG Identification (JIDR)	32
Boundary Scan (BSR)	Note (1)

I5313 tbl 03

NOTE:

1. The Boundary Scan Descriptive Language (BSDL) file for this device is available by contacting your local IDT sales representative.

JTAG Identification Register Definitions

Instruction Field	Value	Description
Revision Number (31:28)	0x2	Reserved for version number.
IDT Device ID (27:12)	0x220, 0x222	Defines IDT part number 71T75602 and 71T75802, respectively.
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT.
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register.

I5313 tbl 02

Available JTAG Instructions

Instruction	Description	OPCODE
EXTEST	Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO.	0000
SAMPLE/PRELOAD	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ and outputs ⁽¹⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.	0001
DEVICE_ID	Loads the JTAG ID register (JIDR) with the vendor ID code and places the register between TDI and TDO.	0010
HIGHZ	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.	0011
RESERVED	Several combinations are reserved. Do not use codes other than those identified for EXTEST, SAMPLE/PRELOAD, DEVICE_ID, HIGHZ, CLAMP, VALIDATE and BYPASS instructions.	0100
RESERVED		0101
RESERVED		0110
RESERVED		0111
CLAMP	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.	1000
RESERVED	Same as above.	1001
RESERVED		1010
RESERVED		1011
RESERVED		1100
VALIDATE	Automatically loaded into the instruction register whenever the TAP controller passes through the CAPTURE-IR state. The lower two bits '01' are mandated by the IEEE std. 1149.1 specification.	1101
RESERVED	Same as above.	1110
BYPASS	The BYPASS instruction is used to truncate the boundary scan register as a single bit in length.	1111

I5313 tbl 04

NOTES:

1. Device outputs = All device outputs except TDO.
2. Device inputs = All device inputs except TDI, TMS, and $\overline{\text{TRST}}$.

Timing Waveform of \overline{OE} Operation⁽¹⁾



NOTE:

1. A read operation is assumed to be in progress.

5313 drw 11

Ordering Information



* 200MHz available Only for IDT71T75802

5313 drw 12a

Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
100	71T75602S100BG	BG119	PBGA	C
	71T75602S100BG8	BG119	PBGA	C
	71T75602S100BGG	BGG119	PBGA	C
	71T75602S100BGG8	BGG119	PBGA	C
	71T75602S100BGGI	BGG119	PBGA	I
	71T75602S100BGGI8	BGG119	PBGA	I
	71T75602S100BGI	BG119	PBGA	I
	71T75602S100BGI8	BG119	PBGA	I

5313 tbl 27

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
100	71T75802S100BG	BG119	PBGA	C
	71T75802S100BG8	BG119	PBGA	C
	71T75802S100BGGI	BGG119	PBGA	I
	71T75802S100BGGI8	BGG119	PBGA	I
	71T75802S100BGI	BG119	PBGA	I
	71T75802S100BGI8	BG119	PBGA	I

5313 tbl 28

Orderable Part Information (con't)

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade	
133	71T75602S133BG	BG119	PBGA	C	
	71T75602S133BG8	BG119	PBGA	C	
	71T75602S133BGG	BGG119	PBGA	C	
	71T75602S133BGG8	BGG119	PBGA	C	
	71T75602S133BGGI	BGG119	PBGA	I	
	71T75602S133BGGI8	BGG119	PBGA	I	
	71T75602S133BGI	BG119	PBGA	I	
	71T75602S133BGI8	BG119	PBGA	I	
	71T75602S133PFG	PKG100	TQFP	C	
	71T75602S133PFG8	PKG100	TQFP	C	
	71T75602S133PFGI	PKG100	TQFP	I	
	71T75602S133PFGI8	PKG100	TQFP	I	
	150	71T75602S150BG	BG119	PBGA	C
		71T75602S150BG8	BG119	PBGA	C
71T75602S150BGG		BGG119	PBGA	C	
71T75602S150BGG8		BGG119	PBGA	C	
71T75602S150BGGI		BGG119	PBGA	I	
71T75602S150BGGI8		BGG119	PBGA	I	
71T75602S150BGI		BG119	PBGA	I	
71T75602S150BGI8		BG119	PBGA	I	
71T75602S150PFG		PKG100	TQFP	C	
71T75602S150PFG8		PKG100	TQFP	C	
71T75602S150PFGI		PKG100	TQFP	I	
71T75602S150PFGI8		PKG100	TQFP	I	
166		71T75602S166BG	BG119	PBGA	C
		71T75602S166BG8	BG119	PBGA	C
	71T75602S166BGG	BGG119	PBGA	C	
	71T75602S166BGG8	BGG119	PBGA	C	
	71T75602S166BGGI	BGG119	PBGA	I	
	71T75602S166BGGI8	BGG119	PBGA	I	
	71T75602S166BGI	BG119	PBGA	I	
	71T75602S166BGI8	BG119	PBGA	I	
	71T75602S166PFG	PKG100	TQFP	C	
	71T75602S166PFG8	PKG100	TQFP	C	
	71T75602S166PFGI	PKG100	TQFP	I	
	71T75602S166PFGI8	PKG100	TQFP	I	

5313 tbl 27a

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade	
133	71T75802S133BG	BG119	PBGA	C	
	71T75802S133BG8	BG119	PBGA	C	
	71T75802S133BGG	BGG119	PBGA	C	
	71T75802S133BGG8	BGG119	PBGA	C	
	71T75802S133BGGI	BGG119	PBGA	I	
	71T75802S133BGGI8	BGG119	PBGA	I	
	71T75802S133BGI	BG119	PBGA	I	
	71T75802S133BGI8	BG119	PBGA	I	
	71T75802S133PFG	PKG100	TQFP	C	
	71T75802S133PFG8	PKG100	TQFP	C	
	71T75802S133PFGI	PKG100	TQFP	I	
	71T75802S133PFGI8	PKG100	TQFP	I	
	150	71T75802S150BG	BG119	PBGA	C
		71T75802S150BG8	BG119	PBGA	C
71T75802S150BGG		BGG119	PBGA	C	
71T75802S150BGG8		BGG119	PBGA	C	
71T75802S150BGGI		BGG119	PBGA	I	
71T75802S150BGGI8		BGG119	PBGA	I	
71T75802S150BGI		BG119	PBGA	I	
71T75802S150BGI8		BG119	PBGA	I	
71T75802S150PFG		PKG100	TQFP	C	
71T75802S150PFG8		PKG100	TQFP	C	
166		71T75802S166BG	BG119	PBGA	C
		71T75802S166BG8	BG119	PBGA	C
		71T75802S166BGG	BGG119	PBGA	C
		71T75802S166BGG8	BGG119	PBGA	C
	71T75802S166BGGI	BGG119	PBGA	I	
	71T75802S166BGGI8	BGG119	PBGA	I	
	71T75802S166BGI	BG119	PBGA	I	
	71T75802S166BGI8	BG119	PBGA	I	
	71T75802S166PFG	PKG100	TQFP	C	
	71T75802S166PFG8	PKG100	TQFP	C	
	71T75802S166PFGI	PKG100	TQFP	I	
	71T75802S166PFGI8	PKG100	TQFP	I	
	200	71T75802S200BG	BG119	PBGA	C
		71T75802S200BG8	BG119	PBGA	C
71T75802S200BGG		BGG119	PBGA	C	
71T75802S200BGG8		BGG119	PBGA	C	
71T75802S200BGI		BG119	PBGA	I	
71T75802S200BGI8		BG119	PBGA	I	
71T75802S200PFG		PKG100	TQFP	C	
71T75802S200PFG8		PKG100	TQFP	C	
71T75802S200PFGI		PKG100	TQFP	I	
71T75802S200PFGI8		PKG100	TQFP	I	

5313 tbl 28a

Datasheet Document History

<u>Rev</u>	<u>Date</u>	<u>Pages</u>	<u>Description</u>
0	04/20/00		Created New Datasheet
1	05/25/00	Pg.1,14,15,25 Pg. 1,2,14 Pg. 23 Pg. 24 Pg. 25	Added 166MHz speed grade offering Corrected error in ZZ Sleep Mode AddBQ165 Package Diagram Outline Corrected 119BGA Package Diagram Outline. Corrected topmark on ordering information
2	08/23/01	Pg. 1,2,24 Pg. 7 Pg. 23	Removed reference of BQ165 Package Removed page of the 165 BGA pin configuration Removed page of the 165 BGA package diagram outline
3	10/16/01 10/29/01	Pg. 6 Pg. 13	Corrected 3.3V to 2.5V in Note 2 Improved DC Electrical characteristics-parameters improved: Icc, ISB2, ISB3, IZZ.
4	12/21/01	Pg. 4-6 Pg. 14	Added clarification to JTAG pins, allow for NC. Added 36M address pin locations. Revised 166MHz tCDC(min), tCLZ(min) and tCHZ(min) to 1.0ns
5	06/07/02	Pg. 1-3,6,13,20,21 Pg. 2,13 Pg. 13,14,24	Added complete JTAG functionality. Added notes for ZZ pin internal pulldown and ZZ leakage current. Added 200MHz and 225MHz to DC and AC Electrical Characteristics. Updated supply current for Idd, ISB1, ISB3 and Izz.
6	11/19/02	Pg.1-24 Pg.13	Changed datasheet from Advanced Information to final release. Updated DC Electrical characteristics temperature and voltage range table.
7	05/23/03	Pg.4,5,13,14,24 Pg.5	Added I-temp to the datasheet. Updated 165 BGA Capacitance table.
8	04/01/04	Pg. 1 Pg. 4,5 Pg. 6	Updated logo with new design. Clarified ambient and case operating temperatures. Updated pin I/O number order for the 119 BGA.
9	10/01/08	Pg. 23 Pg. 1,13,14,24	Updated 119BGA Package Diagram Drawing. Deleted 225MHz part, added 200MHz Industrial grade and added green packages. Updated the ordering information by removing the "IDT" notation.
10	04/04/12	Pg. 2,22	Updated text on Page 2 last paragraph. Added Note to ordering information and updated to include tube or tray and tape & reel.
11	10/04/17	Pg. 1 & 26 Pg. 1- 4 Pg. 5 & 6 Pg. 6 Pg. 12 Pg. 15 Pg. 16 Pg. 24 Pg. 24-25	Updated IDT logo from Trademark to Registered In Features: Added text: "Green parts available, see Ordering Information" Moved the 512Kx36 FBD from page 3 to page 1, moved the 1Mx18 FBD from page 3 to page 2, moved the Pin Description Summary from page 1 to page 3 and moved the Pin Definitions from page 2 to page 4 in accordance with our standard datasheet format Updated the TQFP pin configurations for the 512kx36 and 1Mx18 by rotating package pin labels and pin numbers 90 degrees counter clockwise, added IDT logo & in accordance with the packaging code, changed the PK100 designation to PKG100, changed the text to be in alignment with new diagram marking specs Removed fBGA capacitance table as this package is no longer offered for this device Removed "? = don't know" from Burst Write Operation footnote 1 as it does not apply to this table Updated DC Chars table added footnote 4 & reference 4 for the 512K x 36, 119 BGA 200Mhz speed offered only for the 71T75802 device Updated AC Chars table added footnote 6 & reference 6 for the 1M x 18, 119 BGA 200Mhz speed offered only for the 71T75802 device Ordering Information updated to Tray and Green indicator Updated package codes TQFP to PKG100 and BGA to BGG119 Added Orderable Part Information from idt.com

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.