


i.MX 6DualPlus/6QuadPlus Applications Processors Consumer Products

MCIMX6QP5Exx1AA
MCIMX6QP5Exx1AB
MCIMX6DP5Exx1AA
MCIMX6DP5Exx1AB
MCIMX6QP5Exx2AA
MCIMX6QP5Exx2AB
MCIMX6DP5Exx2AA
MCIMX6DP5Exx2AB



Package Information
FCPBGA Package
21 x 21 mm, 0.8 mm pitch

| |
|-----------------------------|
| Ordering Information |
| See Table 1 |

1 Introduction

The i.MX 6DualPlus/6QuadPlus processors offer the highest levels of graphics processing performance in the i.MX 6 series family and are ideally suited for graphics intensive applications.

The i.MX 6DualPlus/6QuadPlus processors feature advanced implementation of the quad Arm[®] Cortex[®]-A9 core, which operates at speeds up to 1.2 GHz. They include updated versions of the 2D and 3D graphics processors, 1080p video processing, and integrated power management. Each processor provides a 64-bit DDR3/DDR3L/LPDDR2 memory interface and a number of other interfaces for connecting peripherals, such as WLAN, Bluetooth[®], GPS, hard drive, displays, and camera sensors.

The i.MX 6DualPlus/6QuadPlus processors are specifically useful for applications such as the following:

- Graphics rendering for Human Machine Interfaces (HMI)
- Video processing and display

| | | |
|------|--|-----|
| 1 | Introduction | 1 |
| 1.1 | Ordering Information | 3 |
| 1.2 | Features | 4 |
| 1.3 | Signal Naming Convention | 7 |
| 2 | Architectural Overview | 9 |
| 2.1 | Block Diagram | 9 |
| 3 | Modules List | 10 |
| 3.1 | Special Signal Considerations | 19 |
| 3.2 | Recommended Connections for Unused Analog Interfaces | 19 |
| 4 | Electrical Characteristics | 20 |
| 4.1 | Chip-Level Conditions | 20 |
| 4.2 | Power Supplies Requirements and Restrictions | 33 |
| 4.3 | Integrated LDO Voltage Regulator Parameters | 34 |
| 4.4 | PLL Electrical Characteristics | 36 |
| 4.5 | On-Chip Oscillators | 37 |
| 4.6 | I/O DC Parameters | 38 |
| 4.7 | I/O AC Parameters | 44 |
| 4.8 | Output Buffer Impedance Parameters | 49 |
| 4.9 | System Modules Timing | 53 |
| 4.10 | Multi-Mode DDR Controller (MMDC) | 64 |
| 4.11 | General-Purpose Media Interface (GPMI) Timing | 64 |
| 4.12 | External Peripheral Interface Parameters | 73 |
| 5 | Boot Mode Configuration | 138 |
| 5.1 | Boot Mode Configuration Pins | 138 |
| 5.2 | Boot Devices Interfaces Allocation | 139 |
| 6 | Package Information and Contact Assignments | 141 |
| 6.1 | Signal Naming Convention | 141 |
| 6.2 | 21 x 21 mm Package Information | 141 |
| 7 | Revision History | 166 |



Introduction

- Netbooks (web tablets)
- Nettops (Internet desktop devices)
- High-end mobile Internet devices (MID)
- High-end PDAs
- High-end portable media players (PMP) with HD video capability
- Gaming consoles
- Portable navigation devices (PND)

The i.MX 6DualPlus/6QuadPlus processors offers numerous advanced features, such as:

- Applications processors—The processors enhance the capabilities of high-tier portable applications by fulfilling the ever increasing MIPS needs of operating systems and games. The Dynamic Voltage and Frequency Scaling (DVFS) provides significant power reduction, allowing the device to run at lower voltage and frequency with sufficient MIPS for tasks such as audio decode.
- Multilevel memory system—The multilevel memory system of each processor is based on the L1 instruction and data caches, L2 cache, and internal and external memory. The processors support many types of external memory devices, including DDR3, DDR3L, LPDDR2, NOR Flash, PSRAM, cellular RAM, NAND Flash (MLC and SLC), OneNAND™, and managed NAND, including eMMC up to rev 4.4/4.41.
- Smart speed technology—The processors have power management throughout the device that enables the rich suite of multimedia features and peripherals to consume minimum power in both active and various low power modes. Smart speed technology enables the designer to deliver a feature-rich product, requiring levels of power far lower than industry expectations.
- Dynamic voltage and frequency scaling—The processors improve the power efficiency of devices by scaling the voltage and frequency to optimize performance.
- Multimedia powerhouse—The multimedia performance of each processor is enhanced by a multilevel cache system, Neon® MPE (Media Processor Engine) co-processor, a multi-standard hardware video codec, 2 autonomous and independent image processing units (IPU), and a programmable smart DMA (SDMA) controller.
- Powerful graphics acceleration—Each processor provides three independent, integrated graphics processing units: an OpenGL® ES 3.0 3D graphics accelerator with four shaders (up to 198 MTri/s and OpenCL support), 2D graphics accelerator, and dedicated OpenVG™ 1.1 accelerator.
- Interface flexibility—Each processor supports connections to a variety of interfaces: LCD controller for up to four displays (including parallel display, HDMI1.4, MIPI display, and LVDS display), dual CMOS sensor interface (parallel or through MIPI), high-speed USB on-the-go with PHY, high-speed USB host with PHY, multiple expansion card ports (high-speed MMC/SDIO host and other), 10/100/1000 Mbps Gigabit Ethernet controller, and a variety of other popular interfaces (such as UART, I²C, and I²S serial audio, SATA-II, and PCIe-II).
- Advanced security—The processors deliver hardware-enabled security features that enable secure e-commerce, digital rights management (DRM), information encryption, secure boot, and secure software downloads. The security features are discussed in detail in the i.MX 6Dual/6Quad security reference manual (IMX6DQ6SDLSRM).

- Integrated power management—The processors integrate linear regulators and internally generate voltage levels for different domains. This significantly simplifies system power management structure.

1.1 Ordering Information

Table 1 shows examples of orderable part numbers covered by this data sheet. This table does not include all possible orderable part numbers. The latest part numbers are available on nxp.com/imx6series. If your desired part number is not listed in the table, or you have questions about available parts, see nxp.com/imx6series or contact your NXP representative.

Table 1. Example Orderable Part Numbers

| Part Number | Quad/Dual | CPU Options | Speed ¹ | Temperature Grade | Package |
|-----------------|----------------|-------------|--------------------|---------------------|--|
| MCIMX6DP5EYM1AA | i.MX 6DualPlus | VPU, GPU | 1 GHz | Extended commercial | 21 mm x 21 mm, 0.8 mm pitch, FCPBGA (non-lidded) |
| MCIMX6DP5EYM1AB | i.MX 6DualPlus | VPU, GPU | 1 GHz | Extended commercial | 21 mm x 21 mm, 0.8 mm pitch, FCPBGA (non-lidded) |
| MCIMX6QP5EYM1AA | i.MX 6QuadPlus | VPU, GPU | 1 GHz | Extended commercial | 21 mm x 21 mm, 0.8 mm pitch, FCPBGA (non-lidded) |
| MCIMX6QP5EYM1AB | i.MX 6QuadPlus | VPU, GPU | 1 GHz | Extended commercial | 21 mm x 21 mm, 0.8 mm pitch, FCPBGA (non-lidded) |
| MCIMX6DP5EVT2AA | i.MX 6DualPlus | VPU, GPU | 1.2 GHz | Extended commercial | 21 mm x 21 mm, 0.8 mm pitch, FCPBGA (lidded) |
| MCIMX6DP5EVT2AB | i.MX 6DualPlus | VPU, GPU | 1.2 GHz | Extended commercial | 21 mm x 21 mm, 0.8 mm pitch, FCPBGA (lidded) |
| MCIMX6QP5EVT2AA | i.MX 6QuadPlus | VPU, GPU | 1.2 GHz | Extended commercial | 21 mm x 21 mm, 0.8 mm pitch, FCPBGA (lidded) |
| MCIMX6QP5EVT2AB | i.MX 6QuadPlus | VPU, GPU | 1.2 GHz | Extended commercial | 21 mm x 21 mm, 0.8 mm pitch, FCPBGA (lidded) |

¹ For 1 GHz speed grade: If a 24 MHz clock is used (required for USB), then the maximum SoC speed is limited to 996 MHz.


Figure 1 describes the part number nomenclature to identify the characteristics of the specific part number you have (for example, cores, frequency, temperature grade, fuse options, silicon revision). Figure 1 applies to the i.MX 6DualPlus/6QuadPlus.

The two characteristics that identify which data sheet a specific part applies to are the part number series field and the temperature grade (junction) field:

- The i.MX 6DualPlus/6QuadPlus Automotive Applications Processors data sheet (IMX6DQPAEC) covers parts listed for the “Plus” series and with “A” indicating automotive temperature.
- The i.MX 6DualPlus/6QuadPlus Applications Processors for Consumer Products data sheet (IMX6DQPCEC) covers parts listed with “D (Commercial temp)” or “E (Extended Commercial temp)”
- The i.MX 6DualPlus/6QuadPlus Applications Processors for Industrial Products data sheet (IMX6DQPIEC) covers parts listed with “C (Industrial temp)”

Introduction

Ensure that you have the right data sheet for your specific part by checking the fields: Part # Series (DP/QP), temperature grade (junction) (A), and Frequency (8).



1. If a 24 MHz input clock is used (required for USB), the maximum SoC speed is limited to 792 MHz.
2. If a 24 MHz input clock is used (required for USB), the maximum SoC speed is limited to 996 MHz.

Figure 1. Part Number Nomenclature—i.MX 6DualPlus and i.MX 6QuadPlus

1.2 Features

The i.MX 6DualPlus/6QuadPlus processors are based on Arm Cortex-A9 MPCore platform, which has the following features:

- Arm Cortex-A9 MPCore 4xCPU processor (with TrustZone[®])
- The core configuration is symmetric, where each core includes:
 - 32 KByte L1 Instruction Cache
 - 32 KByte L1 Data Cache
 - Private Timer and Watchdog
 - Cortex-A9 NEON MPE (Media Processing Engine) Co-processor

The Arm Cortex-A9 MPCore complex includes:

- General Interrupt Controller (GIC) with 128 interrupt support
- Global Timer
- Snoop Control Unit (SCU)
- 1 MB unified I/D L2 cache, shared by two/four cores
- Two Master AXI (64-bit) bus interfaces output of L2 cache

- Frequency of the core (including Neon and L1 cache) as per [Table 6](#).
- NEON MPE coprocessor
 - SIMD Media Processing Architecture
 - NEON register file with 32x64-bit general-purpose registers
 - NEON Integer execute pipeline (ALU, Shift, MAC)
 - NEON dual, single-precision floating point execute pipeline (FADD, FMUL)
 - NEON load/store and permute pipeline

The SoC-level memory system consists of the following additional components:

- Boot ROM, including HAB (96 KB)
- Internal multimedia / shared, fast access RAM (OCRAM, 512 KB)
- Secure/non-secure RAM (16 KB)
- External memory interfaces:
 - 16-bit, 32-bit, and 64-bit DDR3-1066, DDR3L-1066, and 1/2 LPDDR2-800 channels, supporting DDR interleaving mode, for dual x32 LPDDR2
 - 8-bit NAND-Flash, including support for Raw MLC/SLC, 2 KB, 4 KB, and 8 KB page size, BA-NAND, PBA-NAND, LBA-NAND, OneNAND™ and others. BCH ECC up to 40 bit.
 - 16/32-bit NOR Flash. All EIMv2 pins are muxed on other interfaces.
 - 16/32-bit PSRAM, Cellular RAM

Each i.MX 6DualPlus/6QuadPlus processor enables the following interfaces to external devices (some of them are muxed and not available simultaneously):

- Hard Disk Drives—SATA II, 3.0 Gbps
- Displays—Total five interfaces available. Total raw pixel rate of all interfaces is up to 450 Mpixels/sec, 24 bpp. Up to four interfaces may be active in parallel.
 - One Parallel 24-bit display port, up to 225 Mpixels/sec (for example, WUXGA at 60 Hz or dual HD1080 and WXGA at 60 Hz)
 - LVDS serial ports—One port up to 170 Mpixels/sec (for example, WUXGA at 60 Hz) or two ports up to 85 MP/sec each
 - HDMI 1.4 port
 - MIPI/DSI, two lanes at 1 Gbps
- Camera sensors:
 - Parallel Camera port (up to 20 bit and up to 240 MHz peak)
 - MIPI CSI-2 serial camera port, supporting up to 1000 Mbps/lane in 1/2/3-lane mode and up to 800 Mbps/lane in 4-lane mode. The CSI-2 Receiver core can manage one clock lane and up to four data lanes. Each i.MX 6DualPlus/6QuadPlus processor has four lanes.
- Expansion cards:
 - Four MMC/SD/SDIO card ports all supporting:
 - 1-bit or 4-bit transfer mode specifications for SD and SDIO cards up to UHS-I SDR-104 mode (104 MB/s max)

Introduction

- 1-bit, 4-bit, or 8-bit transfer mode specifications for MMC cards up to 52 MHz in both SDR and DDR modes (104 MB/s max)
- USB:
 - One High Speed (HS) USB 2.0 OTG (Up to 480 Mbps), with integrated HS USB PHY
 - Three USB 2.0 (480 Mbps) hosts:
 - One HS host with integrated High Speed PHY
 - Two HS hosts with integrated High Speed Inter-Chip (HS-IC) USB PHY
- Expansion PCI Express port (PCIe) v2.0 one lane
 - PCI Express (Gen 2.0) dual mode complex, supporting Root complex operations and Endpoint operations. Uses x1 PHY configuration.
- Miscellaneous IPs and interfaces:
 - SSI block capable of supporting audio sample frequencies up to 192 kHz stereo inputs and outputs with I²S mode
 - ESAI is capable of supporting audio sample frequencies up to 260 kHz in I2S mode with 7.1 multi channel outputs
 - Five UARTs, up to 5.0 Mbps each:
 - Providing RS232 interface
 - Supporting 9-bit RS485 multidrop mode
 - One of the five UARTs (UART1) supports 8-wire while the other four support 4-wire. This is due to the SoC IOMUX limitation, because all UART IPs are identical.
 - Five eCSPI (Enhanced CSPI)
 - Three I2C, supporting 400 kbps
 - Gigabit Ethernet Controller (IEEE1588 compliant), 10/100/1000¹ Mbps
 - Four Pulse Width Modulators (PWM)
 - System JTAG Controller (SJC)
 - GPIO with interrupt capabilities
 - 8x8 Key Pad Port (KPP)
 - Sony Philips Digital Interconnect Format (SPDIF), Rx and Tx
 - Two Controller Area Network (FlexCAN), 1 Mbps each
 - Two Watchdog timers (WDOG)
 - Audio MUX (AUDMUX)
 - MLB (MediaLB) provides interface to MOST Networks (150 Mbps)

The i.MX 6DualPlus/6QuadPlus processors integrate advanced power management unit and controllers:

- Provide PMU, including LDO supplies, for on-chip resources
- Use Temperature Sensor for monitoring the die temperature
- Support DVFS techniques for low power modes

1. The theoretical maximum performance of 1 Gbps ENET is limited to 470 Mbps (total for Tx and Rx) due to internal bus throughput limitations. The actual measured performance in optimized environment is up to 400 Mbps. For details, see the ERR004512 erratum in the i.MX 6Dual/6Quad errata document (IMX6DQCE).

- Use Software State Retention and Power Gating for Arm and MPE
- Support various levels of system power modes
- Use flexible clock gating control scheme

The i.MX 6DualPlus/6QuadPlus processors use dedicated hardware accelerators to meet the targeted multimedia performance. The use of hardware accelerators is a key factor in obtaining high performance at low power consumption numbers, while having the CPU core relatively free for performing other tasks.

The i.MX 6DualPlus/6QuadPlus processors incorporate the following hardware accelerators:

- VPU—Video Processing Unit
- IPUv3H—Image Processing Unit version 3H (2 IPU)
- GPU3Dv6—3D Graphics Processing Unit (OpenGL ES 3.0) version 6
- GPU2Dv3—2D Graphics Processing Unit (BitBlt) version 3
- GPUVG—OpenVG 1.1 Graphics Processing Unit
- 4 x PRE—Prefetch and Resolve Engine
- 2 x PRG—Prefetch and Resolve Gasket
- ASRC—Asynchronous Sample Rate Converter

Security functions are enabled and accelerated by the following hardware:

- Arm TrustZone including the TZ architecture (separation of interrupts, memory mapping, etc.)
- SJC—System JTAG Controller. Protecting JTAG from debug port attacks by regulating or blocking the access to the system debug features.
- CAAM—Cryptographic Acceleration and Assurance Module, containing 16 KB secure RAM and True and Pseudo Random Number Generator (NIST certified)
- SNVS—Secure Non-Volatile Storage, including Secure Real Time Clock
- CSU—Central Security Unit. Enhancement for the IC Identification Module (IIM). Will be configured during boot and by eFUSES and will determine the security level operation mode as well as the TZ policy.
- A-HAB—Advanced High Assurance Boot—HABv4 with the new embedded enhancements: SHA-256, 2048-bit RSA key, version control mechanism, warm boot, CSU, and TZ initialization.

1.3 Signal Naming Convention

Throughout this document, the updated signal names are used except where referenced as a ball name (such as the Functional Contact Assignments table, Ball Map table, and so on). A master list of the signal name changes is in the document, *IMX 6 Series Standardized Signal Name Map* (EB792). This list can be used to map the signal names used in older documentation to the new standardized naming conventions.

The signal names of the i.MX6 series of products are standardized to align the signal names within the family and across the documentation. Benefits of this standardization are as follows:

- Signal names are unique within the scope of an SoC and within the series of products
- Searches will return all occurrences of the named signal
- Signal names are consistent between i.MX 6 series products implementing the same modules

Introduction

- The module instance is incorporated into the signal name

This standardization applies only to signal names. The ball names are preserved to prevent the need to change schematics, BSDL models, IBIS models, and so on.

2 Architectural Overview

The following subsections provide an architectural overview of the i.MX 6DualPlus/6QuadPlus processor system.

2.1 Block Diagram

Figure 2 shows the functional modules in the i.MX 6DualPlus/6QuadPlus processor system.



Figure 2. i.MX 6DualPlus/6QuadPlus Consumer Grade System Block Diagram

NOTE

The numbers in brackets indicate number of module instances. For example, PWM (4) indicates four separate PWM peripherals.

3 Modules List

The i.MX 6DualPlus/6QuadPlus processors contain a variety of digital and analog modules. [Table 2](#) describes these modules in alphabetical order.

Table 2. i.MX 6DualPlus/6QuadPlus Modules List

| Block Mnemonic | Block Name | Subsystem | Brief Description |
|-------------------|---|-----------------------------------|--|
| 512 x 8 Fuse Box | Electrical Fuse Array | Security | Electrical Fuse Array. Enables to setup Boot Modes, Security Levels, Security Keys, and many other system parameters. The i.MX 6DualPlus/6QuadPlus processors consist of 512x8-bit fuse box accessible through OCOTP_CTRL interface. |
| APBH-DMA | NAND Flash and BCH ECC DMA Controller | System Control Peripherals | DMA controller used for GPMI2 operation. |
| Arm | Arm Platform | Arm | The Arm Cortex-A9 platform consists of 4x (four) Cortex-A9 cores version r2p10 and associated sub-blocks, including Level 2 Cache Controller, SCU (Snoop Control Unit), GIC (General Interrupt Controller), private timers, Watchdog, and CoreSight debug modules. |
| ASRC | Asynchronous Sample Rate Converter | Multimedia Peripherals | The Asynchronous Sample Rate Converter (ASRC) converts the sampling rate of a signal associated to an input clock into a signal associated to a different output clock. The ASRC supports concurrent sample rate conversion of up to 10 channels of about -120dB THD+N. The sample rate conversion of each channel is associated to a pair of incoming and outgoing sampling rates. The ASRC supports up to three sampling rate pairs. |
| AUDMUX | Digital Audio Mux | Multimedia Peripherals | The AUDMUX is a programmable interconnect for voice, audio, and synchronous data routing between host serial interfaces (for example, SSI1, SSI2, and SSI3) and peripheral serial interfaces (audio and voice codecs). The AUDMUX has seven ports with identical functionality and programming models. A desired connectivity is achieved by configuring two or more AUDMUX ports. |
| BCH40 | Binary-BCH ECC Processor | System Control Peripherals | The BCH40 module provides up to 40-bit ECC error correction for NAND Flash controller (GPMI). |
| CAAM | Cryptographic Accelerator and Assurance Module | Security | CAAM is a cryptographic accelerator and assurance module. CAAM implements several encryption and hashing functions, a run-time integrity checker, and a Pseudo Random Number Generator (PRNG). The pseudo random number generator is certified by Cryptographic Algorithm Validation Program (CAVP) of National Institute of Standards and Technology (NIST). Its DRBG validation number is 94 and its SHS validation number is 1455. CAAM also implements a Secure Memory mechanism. In i.MX 6DualPlus/6QuadPlus processors, the security memory provided is 16 KB. |
| CCM GPC SRC | Clock Control Module, General Power Controller, System Reset Controller | Clocks, Resets, and Power Control | These modules are responsible for clock and reset distribution in the system, and also for the system power management. |

Table 2. i.MX 6DualPlus/6QuadPlus Modules List (continued)

| Block Mnemonic | Block Name | Subsystem | Brief Description |
|---|-----------------------------------|----------------------------|---|
| CSI | MIPI CSI-2 Interface | Multimedia Peripherals | The CSI IP provides MIPI CSI-2 standard camera interface port. The CSI-2 interface supports up to 1 Gbps for up to 3 data lanes and up to 800 Mbps for 4 data lanes. |
| CSU | Central Security Unit | Security | The Central Security Unit (CSU) is responsible for setting comprehensive security policy within the i.MX 6DualPlus/6QuadPlus platform. The Security Control Registers (SCR) of the CSU are set during boot time by the HAB and are locked to prevent further writing. |
| CTI-0 CTI-1 CTI-2 CTI-3 CTI-4 | Cross Trigger Interfaces | Debug / Trace | Cross Trigger Interfaces allows cross-triggering based on inputs from masters attached to CTIs. The CTI module is internal to the Cortex-A9 Core Platform. |
| CTM | Cross Trigger Matrix | Debug / Trace | Cross Trigger Matrix IP is used to route triggering events between CTIs. The CTM module is internal to the Cortex-A9 Core Platform. |
| DAP | Debug Access Port | System Control Peripherals | The DAP provides real-time access for the debugger without halting the core to: <ul style="list-style-type: none"> • System memory and peripheral registers • All debug configuration registers The DAP also provides debugger access to JTAG scan chains. The DAP module is internal to the Cortex-A9 Core Platform. |
| DCIC-0 DCIC-1 | Display Content Integrity Checker | Automotive IP | The DCIC provides integrity check on portion(s) of the display. Each i.MX 6DualPlus/6QuadPlus processor has two such modules, one for each IPU. |
| DSI | MIPI DSI interface | Multimedia Peripherals | The MIPI DSI IP provides DSI standard display port interface. The DSI interface support 80 Mbps to 1 Gbps speed per data lane. |
| eCSPI1-5 | Configurable SPI | Connectivity Peripherals | Full-duplex enhanced Synchronous Serial Interface. It is configurable to support Master/Slave modes, four chip selects to support multiple peripherals. |
| ENET | Ethernet Controller | Connectivity Peripherals | The Ethernet Media Access Controller (MAC) is designed to support 10/100/1000 Mbps Ethernet/IEEE 802.3 networks. An external transceiver interface and transceiver function are required to complete the interface to the media. The i.MX 6DualPlus/6QuadPlus processors also consist of hardware assist for IEEE 1588 standard. For details, see the ENET chapter of the i.MX 6DualPlus/6QuadPlus reference manual (IMX6DQPRM). <p>Note: The theoretical maximum performance of 1 Gbps ENET is limited to 470 Mbps (total for Tx and Rx) due to internal bus throughput limitations. The actual measured performance in optimized environment is up to 400 Mbps. For details, see the ERR004512 erratum in the i.MX 6Dual/6Quad errata document (IMX6DQCE).</p> |
| EPIT-1 EPIT-2 | Enhanced Periodic Interrupt Timer | Timer Peripherals | Each EPIT is a 32-bit “set and forget” timer that starts counting after the EPIT is enabled by software. It is capable of providing precise interrupts at regular intervals with minimal processor intervention. It has a 12-bit prescaler for division of input clock frequency to get the required time setting for the interrupts to occur, and counter value can be programmed on the fly. |

Table 2. i.MX 6DualPlus/6QuadPlus Modules List (continued)

| Block Mnemonic | Block Name | Subsystem | Brief Description |
|--|-------------------------------------|----------------------------|---|
| ESAI | Enhanced Serial Audio Interface | Connectivity Peripherals | The Enhanced Serial Audio Interface (ESAI) provides a full-duplex serial port for serial communication with a variety of serial devices, including industry-standard codecs, SPDIF transceivers, and other processors. The ESAI consists of independent transmitter and receiver sections, each section with its own clock generator. All serial transfers are synchronized to a clock. Additional synchronization signals are used to delineate the word frames. The normal mode of operation is used to transfer data at a periodic rate, one word per period. The network mode is also intended for periodic transfers; however, it supports up to 32 words (time slots) per period. This mode can be used to build time division multiplexed (TDM) networks. In contrast, the on-demand mode is intended for non-periodic transfers of data and to transfer data serially at high speed when the data becomes available. The ESAI has 12 pins for data and clocking connection to external devices. |
| FlexCAN-1 FlexCAN-2 | Flexible Controller Area Network | Connectivity Peripherals | The CAN protocol was primarily, but not only, designed to be used as a vehicle serial data bus, meeting the specific requirements of this field: real-time processing, reliable operation in the Electromagnetic interference (EMI) environment of a vehicle, cost-effectiveness and required bandwidth. The FlexCAN module is a full implementation of the CAN protocol specification, Version 2.0 B, which supports both standard and extended message frames. |
| GPIO-1 GPIO-2 GPIO-3 GPIO-4 GPIO-5 GPIO-6 GPIO-7 | General Purpose I/O Modules | System Control Peripherals | Used for general purpose input/output to external devices. Each GPIO module supports 32 bits of I/O. |
| GPMI | General Purpose Media Interface | Connectivity Peripherals | The GPMI module supports up to 8x NAND devices. 40-bit ECC error correction for NAND Flash controller (GPMI2). The GPMI supports separate DMA channels per NAND device. |
| GPT | General Purpose Timer | Timer Peripherals | Each GPT is a 32-bit “free-running” or “set and forget” mode timer with programmable prescaler and compare and capture register. A timer counter value can be captured using an external event and can be configured to trigger a capture event on either the leading or trailing edges of an input pulse. When the timer is configured to operate in “set and forget” mode, it is capable of providing precise interrupts at regular intervals with minimal processor intervention. The counter has output compare logic to provide the status and interrupt at comparison. This timer can be configured to run either on an external clock or on an internal clock. |
| GPU2Dv3 | Graphics Processing Unit-2D, ver. 3 | Multimedia Peripherals | The GPU2Dv3 provides hardware acceleration for 2D graphics algorithms, such as Bit BLT, stretch BLT, and many other 2D functions. |

Table 2. i.MX 6DualPlus/6QuadPlus Modules List (continued)

| Block Mnemonic | Block Name | Subsystem | Brief Description |
|--|---|----------------------------|--|
| GPU3Dv6 | Graphics Processing Unit-3D, ver. 6 | Multimedia Peripherals | The GPU2Dv6 provides hardware acceleration for 3D graphics algorithms with sufficient processor power to run desktop quality interactive graphics applications on displays up to HD1080 resolution. The GPU3D provides OpenGL ES 3.0, including extensions, OpenGL ES 2.0, OpenGL ES 1.1, and OpenVG 1.1 |
| GPUVGv2 | Vector Graphics Processing Unit, ver. 2 | Multimedia Peripherals | OpenVG graphics accelerator provides OpenVG 1.1 support as well as other accelerations, including Real-time hardware curve tessellation of lines, quadratic and cubic Bezier curves, 16x Line Anti-aliasing, and various Vector Drawing functions. |
| HDMI Tx | HDMI Tx interface | Multimedia Peripherals | The HDMI module provides HDMI standard interface port to an HDMI 1.4 compliant display. |
| HSI | MIPI HSI interface | Connectivity Peripherals | The MIPI HSI provides a standard MIPI interface to the applications processor. |
| I ² C-1 I ² C-2 I ² C-3 | I ² C Interface | Connectivity Peripherals | I ² C provide serial interface for external devices. Data rates of up to 400 kbps are supported. |
| IOMUXC | IOMUX Control | System Control Peripherals | This module enables flexible IO multiplexing. Each IO pad has default and several alternate functions. The alternate functions are software configurable. |
| IPUv3H-1 IPUv3H-2 | Image Processing Unit, ver. 3H | Multimedia Peripherals | IPUv3H enables connectivity to displays and video sources, relevant processing and synchronization and control capabilities, allowing autonomous operation. The IPUv3H supports concurrent output to two display ports and concurrent input from two camera ports, through the following interfaces: <ul style="list-style-type: none"> • Parallel Interfaces for both display and camera • Single/dual channel LVDS display interface • HDMI transmitter • MIPI/DSI transmitter • MIPI/CSI-2 receiver The processing includes: <ul style="list-style-type: none"> • Image conversions: resizing, rotation, inversion, and color space conversion • A high-quality de-interlacing filter • Video/graphics combining • Image enhancement: color adjustment and gamut mapping, gamma correction, and contrast enhancement • Support for display backlight reduction |
| KPP | Key Pad Port | Connectivity Peripherals | KPP Supports 8 x 8 external key pad matrix. KPP features are: <ul style="list-style-type: none"> • Open drain design • Glitch suppression circuit design • Multiple keys detection • Standby key press detection |

Table 2. i.MX 6DualPlus/6QuadPlus Modules List (continued)

| Block Mnemonic | Block Name | Subsystem | Brief Description |
|----------------|------------------------------|---|--|
| LDB | LVDS Display Bridge | Connectivity Peripherals | LVDS Display Bridge is used to connect the IPU (Image Processing Unit) to External LVDS Display Interface. LDB supports two channels; each channel has following signals: <ul style="list-style-type: none"> • One clock pair • Four data pairs Each signal pair contains LVDS special differential pad (PadP, PadM). |
| MLB150 | MediaLB | Connectivity / Multimedia Peripherals | The MLB interface module provides a link to a MOST® data network, using the standardized MediaLB protocol (up to 150 Mbps). The module is backward compatible to MLB-50. |
| MMDC | Multi-Mode DDR Controller | Connectivity Peripherals | DDR Controller has the following features: <ul style="list-style-type: none"> • Supports 16/32/64-bit DDR3 / DDR3L or LPDDR2 • Supports both dual x32 for LPDDR2 and x64 DDR3 / LPDDR2 configurations (including 2x32 interleaved mode) • Supports LPDDR2 up to 400 MHz and DDR3 up to 532 MHz • Supports up to 4 GByte DDR memory space |
| OCOTP_CTRL | OTP Controller | Security | The On-Chip OTP controller (OCOTP_CTRL) provides an interface for reading, programming, and/or overriding identification and control information stored in on-chip fuse elements. The module supports electrically-programmable poly fuses (eFUSES). The OCOTP_CTRL also provides a set of volatile software-accessible signals that can be used for software control of hardware elements, not requiring non-volatility. The OCOTP_CTRL provides the primary user-visible mechanism for interfacing with on-chip fuse elements. Among the uses for the fuses are unique chip identifiers, mask revision numbers, cryptographic keys, JTAG secure mode, boot characteristics, and various control signals, requiring permanent non-volatility. |
| OCRAM | On-Chip Memory Controller | Data Path | The On-Chip Memory controller (OCRAM) module is designed as an interface between system's AXI bus and internal (on-chip) SRAM memory module. In i.MX 6DualPlus/6QuadPlus processors, the OCRAM is used for controlling the 512 KB multimedia RAM through a 64-bit AXI bus. |
| OSC 32 kHz | OSC 32 kHz | Clocking | Generates 32.768 kHz clock from an external crystal. |
| PCIe | PCI Express 2.0 | Connectivity Peripherals | The PCIe IP provides PCI Express Gen 2.0 functionality. |

Table 2. i.MX 6DualPlus/6QuadPlus Modules List (continued)

| Block Mnemonic | Block Name | Subsystem | Brief Description |
|----------------------------------|----------------------------|--------------------------|---|
| PRE1 PRE2 PRE3 PRE4 | Prefetch/Resolve Engine | Multimedia Peripherals | <p>The PRE includes the Resolve engine, Prefetch engine, and Store engine 3 blocks. The PRE key features are:</p> <p>The Resolve engine supports:</p> <ul style="list-style-type: none"> GPU 32bpp 4x4 standard tile, 4x4 split tile, 4x4 super tile, 4x4 super split tile format. GPU 16bpp 8x4 standard tile, 8x4 split tile, 8x4 super tile, 8x4 super split tile format. 32/16x4 block mode and scan mode. <p>The prefetch engine supports:</p> <ul style="list-style-type: none"> Transfer of non-interleaved YUV422(NI422), non-interleaved YUV420(NI420), partial interleaved YUV422(PI422), and partial interleaved YUV420(PI420), inputs to interleaved YUV422. Vertical flip function both in block mode and scan mode. In block mode, vertical flip function should complete with TPR module enable. 8bpp, 16bpp, 32bpp and 64bpp data format as generic data. Transfer of non-interleaved YUV444(NI444), input to interleaved YUV444 output. <p>The store Engine supports: 4/8/16 lines handshake modes with PRG.</p> |
| PRG1 PRG2 | Prefetch/Resolve Gasket | Multimedia Peripherals | <p>The PRG is a digital core function which works as a gasket interface between the fabric and the IPU system. The primary function is to re-map the ARADDR from a frame-based address to a band-based address depending on the different ARIDs. The PRG also implements the handshake logic with the Prefetch Resolve Engine (PRE).</p> |
| PMU | Power-Management Functions | Data Path | <p>Integrated power management unit. Used to provide power to various SoC domains.</p> |
| PWM-1 PWM-2 PWM-3 PWM-4 | Pulse Width Modulation | Connectivity Peripherals | <p>The pulse-width modulator (PWM) has a 16-bit counter and is optimized to generate sound from stored sample audio images and it can also generate tones. It uses 16-bit resolution and a 4x16 data FIFO to generate sound.</p> |
| RAM 16 KB | Secure/non-secure RAM | Secured Internal Memory | <p>Secure/non-secure Internal RAM, interfaced through the CAAM.</p> |
| RAM 512 KB | Internal RAM | Internal Memory | <p>Internal RAM, which is accessed through OCRAM memory controllers.</p> |
| ROM 96 KB | Boot ROM | Internal Memory | <p>Supports secure and regular Boot Modes. Includes read protection on 4K region for content protection</p> |
| SATA | Serial ATA | Connectivity Peripherals | <p>The SATA controller and PHY is a complete mixed-signal IP solution designed to implement SATA II, 3.0 Gbps HDD connectivity.</p> |

Table 2. i.MX 6DualPlus/6QuadPlus Modules List (continued)

| Block Mnemonic | Block Name | Subsystem | Brief Description |
|-------------------------|--|----------------------------|--|
| SDMA | Smart Direct Memory Access | System Control Peripherals | <p>The SDMA is multi-channel flexible DMA engine. It helps in maximizing system performance by off-loading the various cores in dynamic data routing. It has the following features:</p> <ul style="list-style-type: none"> • Powered by a 16-bit Instruction-Set micro-RISC engine • Multi-channel DMA supporting up to 32 time-division multiplexed DMA channels • 48 events with total flexibility to trigger any combination of channels • Memory accesses including linear, FIFO, and 2D addressing • Shared peripherals between Arm and SDMA • Very fast context-switching with 2-level priority based preemptive multi-tasking • DMA units with auto-flush and prefetch capability • Flexible address management for DMA transfers (increment, decrement, and no address changes on source and destination address) • DMA ports can handle unit-directional and bi-directional flows (copy mode) • Up to 8-word buffer for configurable burst transfers • Support of byte-swapping and CRC calculations • Library of Scripts and API is available |
| SJC | System JTAG Controller | System Control Peripherals | <p>The SJC provides JTAG interface, which complies with JTAG TAP standards, to internal logic. The i.MX 6DualPlus/6QuadPlus processors use JTAG port for production, testing, and system debugging. In addition, the SJC provides BSR (Boundary Scan Register) standard support, which complies with IEEE1149.1 and IEEE1149.6 standards.</p> <p>The JTAG port must be accessible during platform initial laboratory bring-up, for manufacturing tests and troubleshooting, as well as for software debugging by authorized entities. The i.MX 6DualPlus/6QuadPlus SJC incorporates three security modes for protecting against unauthorized accesses. Modes are selected through eFUSE configuration.</p> |
| SNVS | Secure Non-Volatile Storage | Security | Secure Non-Volatile Storage, including Secure Real Time Clock, Security State Machine, Master Key Control, and Violation/Tamper Detection and reporting. |
| SPDIF | Sony Philips Digital Interconnect Format | Multimedia Peripherals | A standard audio file transfer format, developed jointly by the Sony and Phillips corporations. It supports Transmitter and Receiver functionality. |
| SSI-1 SSI-2 SSI-3 | I2S/SSI/AC97 Interface | Connectivity Peripherals | <p>The SSI is a full-duplex synchronous interface, which is used on the processor to provide connectivity with off-chip audio peripherals. The SSI supports a wide variety of protocols (SSI normal, SSI network, I2S, and AC-97), bit depths (up to 24 bits per word), and clock / frame sync options. The SSI has two pairs of 8x24 FIFOs and hardware support for an external DMA controller to minimize its impact on system performance. The second pair of FIFOs provides hardware interleaving of a second audio stream that reduces CPU overhead in use cases where two time slots are being used simultaneously.</p> |

Table 2. i.MX 6DualPlus/6QuadPlus Modules List (continued)

| Block Mnemonic | Block Name | Subsystem | Brief Description |
|--|--|----------------------------|---|
| TEMPMON | Temperature Monitor | System Control Peripherals | The temperature monitor/sensor IP module for detecting high temperature conditions. The temperature read out does not reflect case or ambient temperature. It reflects the temperature in proximity of the sensor location on the die. Temperature distribution may not be uniformly distributed; therefore, the read out value may not be the reflection of the temperature value for the entire die. |
| TZASC | Trust-Zone Address Space Controller | Security | The TZASC (TZC-380 by Arm) provides security address region control functions required for intended application. It is used on the path to the DRAM controller. |
| UART-1 UART-2 UART-3 UART-4 UART-5 | UART Interface | Connectivity Peripherals | Each of the UARTv2 modules support the following serial data transmit/receive protocols and configurations: <ul style="list-style-type: none"> • 7- or 8-bit data words, 1 or 2 stop bits, programmable parity (even, odd or none) • Programmable baud rates up to 5 MHz • 32-byte FIFO on Tx and 32 half-word FIFO on Rx supporting auto-baud • IrDA 1.0 support (up to SIR speed of 115200 bps) • Option to operate as 8-pins full UART, DCE, or DTE |
| USBOH3A | USB 2.0 High Speed OTG and 3x HS Hosts | Connectivity Peripherals | USBOH3 contains: <ul style="list-style-type: none"> • One high-speed OTG module with integrated HS USB PHY • One high-speed Host module with integrated HS USB PHY • Two identical high-speed Host modules connected to HSIC USB ports. |

Table 2. i.MX 6DualPlus/6QuadPlus Modules List (continued)

| Block Mnemonic | Block Name | Subsystem | Brief Description |
|--|--|--------------------------|--|
| uSDHC-1 uSDHC-2 uSDHC-2 uSDHC-4 | SD/MMC and SDXC Enhanced Multi-Media Card / Secure Digital Host Controller | Connectivity Peripherals | <p>i.MX 6DualPlus/6QuadPlus specific SoC characteristics: All four MMC/SD/SDIO controller IPs are identical and are based on the uSDHC IP. They are:</p> <ul style="list-style-type: none"> • Conforms to the SD Host Controller Standard Specification version 3.0 • Fully compliant with MMC command/response sets and Physical Layer as defined in the Multimedia Card System Specification, v4.2/4.3/4.4/4.41 including high-capacity (size > 2 GB) cards HC MMC. Hardware reset as specified for eMMC cards is supported at ports #3 and #4 only. • Fully compliant with SD command/response sets and Physical Layer as defined in the SD Memory Card Specifications, v3.0 including high-capacity SDHC cards up to 32 GB and SDXC cards up to 2TB. • Fully compliant with SDIO command/response sets and interrupt/read-wait mode as defined in the SDIO Card Specification, Part E1, v1.10 • Fully compliant with SD Card Specification, Part A2, SD Host Controller Standard Specification, v2.00 <p>All four ports support:</p> <ul style="list-style-type: none"> • 1-bit or 4-bit transfer mode specifications for SD and SDIO cards up to UHS-I SDR104 mode (104 MB/s max) • 1-bit, 4-bit, or 8-bit transfer mode specifications for MMC cards up to 52 MHz in both SDR and DDR modes (104 MB/s max) <p>However, the SoC-level integration and I/O muxing logic restrict the functionality to the following:</p> <ul style="list-style-type: none"> • Instances #1 and #2 are primarily intended to serve as external slots or interfaces to on-board SDIO devices. These ports are equipped with “Card Detection” and “Write Protection” pads and do not support hardware reset. • Instances #3 and #4 are primarily intended to serve interfaces to embedded MMC memory or interfaces to on-board SDIO devices. These ports do not have “Card detection” and “Write Protection” pads and do support hardware reset. • All ports can work with 1.8 V and 3.3 V cards. There are two completely independent I/O power domains for Ports #1 and #2 in four bit configuration (SD interface). Port #3 is placed in his own independent power domain and port #4 shares power domain with some other interfaces. |
| VDOA | VDOA | Multimedia Peripherals | The Video Data Order Adapter (VDOA) is used to re-order video data from the “tiled” order used by the VPU to the conventional raster-scan order needed by the IPU. |
| VPU | Video Processing Unit | Multimedia Peripherals | A high-performing video processing unit (VPU), which covers many SD-level and HD-level video decoders and SD-level encoders as a multi-standard video codec engine as well as several important video processing, such as rotation and mirroring. See the i.MX 6DualPlus/6QuadPlus reference manual (IMX6DQPRM) for complete list of VPU's decoding/encoding capabilities. |
| WDOG-1 | Watchdog | Timer Peripherals | The Watchdog Timer supports two comparison points during each counting period. Each of the comparison points is configurable to evoke an interrupt to the Arm core, and a second point evokes an external event on the WDOG line. |

Table 2. i.MX 6DualPlus/6QuadPlus Modules List (continued)

| Block Mnemonic | Block Name | Subsystem | Brief Description |
|----------------|------------------------------|--------------------------|---|
| WDOG-2 (TZ) | Watchdog (TrustZone) | Timer Peripherals | The TrustZone Watchdog (TZ WDOG) timer module protects against TrustZone starvation by providing a method of escaping normal mode and forcing a switch to the TZ mode. TZ starvation is a situation where the normal OS prevents switching to the TZ mode. Such a situation is undesirable as it can compromise the system's security. Once the TZ WDOG module is activated, it must be serviced by TZ software on a periodic basis. If servicing does not take place, the timer times out. Upon a time-out, the TZ WDOG asserts a TZ mapped interrupt that forces switching to the TZ mode. If it is still not served, the TZ WDOG asserts a security violation signal to the CSU. The TZ WDOG module cannot be programmed or deactivated by a normal mode Software. |
| EIM | NOR-Flash /PSRAM interface | Connectivity Peripherals | The EIM NOR-FLASH / PSRAM provides: <ul style="list-style-type: none"> • Support 16-bit (in muxed IO mode only) PSRAM memories (sync and async operating modes), at slow frequency • Support 16-bit (in muxed IO mode only) NOR-Flash memories, at slow frequency • Multiple chip selects |
| XTALOSC | Crystal Oscillator interface | — | The XTALOSC module enables connectivity to external crystal oscillator device. In a typical application use-case, it is used for 24 MHz oscillator. |

3.1 Special Signal Considerations

The package contact assignments can be found in [Section 6, “Package Information and Contact Assignments.”](#) Signal descriptions are defined in the i.MX 6DualPlus/6QuadPlus reference manual (IMX6DQPRM). Special signal consideration information is contained in the Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors (IMX6DQ6SDLHDG).

3.2 Recommended Connections for Unused Analog Interfaces

The recommended connections for unused analog interfaces can be found in the section, “Unused analog interfaces,” of the Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors (IMX6DQ6SDLHDG).

4 Electrical Characteristics

This section provides the device and module-level electrical characteristics for the i.MX 6DualPlus/6QuadPlus processors.

4.1 Chip-Level Conditions

This section provides the device-level electrical characteristics for the SoC. See [Table 3](#) for a quick reference to the individual tables and sections.

Table 3. i.MX 6DualPlus/6QuadPlus Chip-Level Conditions

| For these characteristics, ... | Topic appears ... |
|--|----------------------------|
| Absolute Maximum Ratings | on page 21 |
| FCPBGA Package Thermal Resistance | on page 22 |
| Operating Ranges | on page 23 |
| External Clock Sources | on page 25 |
| Maximum Measured Supply Currents | on page 27 |
| Low Power Mode Supply Currents | on page 28 |
| USB PHY Current Consumption | on page 30 |
| SATA Typical Power Consumption | on page 30 |
| PCIe 2.0 Maximum Power Consumption | on page 31 |
| HDMI Maximum Power Consumption | on page 32 |

4.1.1 Absolute Maximum Ratings

CAUTION

Stresses beyond those listed under [Table 4](#) may affect reliability or cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the Operating Ranges or Parameters tables is not implied.

Table 4. Absolute Maximum Ratings

| Parameter Description | Symbol | Min | Max | Unit |
|---|---|------|----------------------------|------|
| Core supply input voltage (LDO enabled) | VDD_ARM_IN VDD_ARM23_IN VDD_SOC_IN | -0.3 | 1.6 | V |
| Core supply input voltage (LDO bypass) | VDD_ARM_IN VDD_ARM23_IN VDD_SOC_IN | -0.3 | 1.4 | V |
| Core supply output voltage (LDO enabled) | VDD_ARM_CAP VDD_SOC_CAP VDD_PU_CAP NVCC_PLL_OUT | -0.3 | 1.4 | V |
| VDD_HIGH_IN supply voltage | VDD_HIGH_IN | -0.3 | 3.7 | V |
| DDR I/O supply voltage | NVCC_DRAM | -0.4 | 1.975 (See note 1) | V |
| GPIO I/O supply voltage | NVCC_CSI NVCC_EIM NVCC_ENET NVCC_GPIO NVCC_LCD NVCC_NAND NVCC_SD NVCC_JTAG | -0.5 | 3.7 | V |
| HDMI, PCIe, and SATA PHY high (VPH) supply voltage | HDMI_VPH PCI_E_VPH SATA_VPH | -0.3 | 2.85 | V |
| HDMI, PCIe, and SATA PHY low (VP) supply voltage | HDMI_VP PCI_E_VP SATA_VP | -0.3 | 1.4 | V |
| LVDS, MLB, and MIPI I/O supply voltage (2.5V supply) | NVCC_LVDS_2P5 NVCC_MIPI | -0.3 | 2.85 | V |
| PCIe PHY supply voltage | PCI_E_VPTX | -0.3 | 1.4 | V |
| RGMI I/O supply voltage | NVCC_RGMII | -0.5 | 2.725 | V |
| SNVS IN supply voltage (Secure Non-Volatile Storage and Real Time Clock) | VDD_SNVS_IN | -0.3 | 3.4 | V |
| USB I/O supply voltage | USB_H1_DN USB_H1_DP USB_OTG_DN USB_OTG_DP USB_OTG_CHD_B | -0.3 | 3.73 | V |
| USB VBUS supply voltage | USB_H1_VBUS USB_OTG_VBUS | — | 5.35 | V |
| V_{in}/V_{out} input/output voltage range (non-DDR pins) | V_{in}/V_{out} | -0.5 | OVDD+0.3 (See note 2) | V |
| V_{in}/V_{out} input/output voltage range (DDR pins) | V_{in}/V_{out} | -0.5 | OVDD+0.4 (See notes 1 & 2) | V |
| ESD immunity (HBM) | V_{esd_HBM} | — | 2000 | V |
| ESD immunity (CDM) | V_{esd_CDM} | — | 500 | V |
| Storage temperature range | $T_{storage}$ | -40 | 150 | °C |

¹ The absolute maximum voltage includes an allowance for 400 mV of overshoot on the IO pins. Per JEDEC standards, the allowed signal overshoot must be derated if NVCC_DRAM exceeds 1.575V.

² OVDD is the I/O supply voltage.

4.1.2 Thermal Resistance

NOTE

Per JEDEC JESD51-2, the intent of thermal resistance measurements is solely for a thermal performance comparison of one package to another in a standardized environment. This methodology is not meant to and will not predict the performance of a package in an application-specific environment.

4.1.2.1 FCPBGA Package Thermal Resistance

Table 5 provides the FCPBGA package thermal resistance data for the *non-lidded* package type.

Table 5. FCPBGA Package Thermal Resistance Data (Non-Lidded)

| Thermal Parameter | Test Conditions | Symbol | Value | Unit |
|---------------------------------------|---|---------------------------|-------|------|
| Junction to Ambient ¹ | Single-layer board (1s); natural convection ² | $R_{\theta JA}$ | 31 | °C/W |
| | Four-layer board (2s2p); natural convection ² | $R_{\theta JA}$ | 22 | °C/W |
| Junction to Ambient ¹ | Single-layer board (1s); air flow 200 ft/min ³ | $R_{\theta JMA}$ | 24 | °C/W |
| | Four-layer board (2s2p); air flow 200 ft/min ³ | $R_{\theta JMA}$ | 18 | °C/W |
| Junction to Board ^{1,4} | — | $R_{\theta JB}$ | 12 | °C/W |
| Junction to Case (top) ^{1,5} | — | $R_{\theta Jc\text{top}}$ | <0.1 | °C/W |

¹ Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

² Per JEDEC JESD51-3 with the single layer board horizontal. Thermal test board meets JEDEC specification for the specified package.

³ Per JEDEC JESD51-6 with the board horizontal.

⁴ Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

⁵ Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1). The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.

4.1.3 Operating Ranges

Table 6 provides the operating ranges of the i.MX 6DualPlus/6QuadPlus processors.

Table 6. Operating Ranges

| Parameter Description | Symbol | Min | Typ | Max ¹ | Unit | Comment ² |
|--|---|----------------------|------|------------------|------|--|
| Run mode: LDO enabled | VDD_ARM_IN VDD_ARM23_IN ³ | 1.4 ⁴ | — | 1.5 | V | LDO Output Set Point (VDD_ARM_CAP ⁵) of 1.275 V minimum for operation up to 1200 MHz. Only supported in LDO enabled mode. |
| | | 1.35 ⁴ | — | 1.5 | V | LDO Output Set Point (VDD_ARM_CAP ⁵) of 1.225 V minimum for operation up to 996 MHz. |
| | | 1.275 ⁴ | — | 1.5 | V | LDO Output Set Point (VDD_ARM_CAP ⁵) of 1.150 V minimum for operation up to 792 MHz. |
| | | 1.05 ⁴ | — | 1.5 | V | LDO Output Set Point (VDD_ARM_CAP ⁵) of 0.925 V minimum for operation up to 396 MHz. |
| | VDD_SOC_IN ⁶ | 1.35 ⁴ | — | 1.5 | V | 264 MHz < VPU ≤ 352 MHz; VDDSOC and VDDPU LDO outputs (VDD_SOC_CAP and VDD_PU_CAP) require 1.225 V minimum. |
| | | 1.275 ^{4,7} | — | 1.5 | V | VPU ≤ 264 MHz; VDDSOC and VDDPU LDO outputs (VDD_SOC_CAP and VDD_PU_CAP) require 1.15 V minimum. |
| Run mode: LDO bypassed ⁸ | VDD_ARM_IN VDD_ARM23_IN ³ | 1.225 | — | 1.3 | V | LDO bypassed for operation up to 996 MHz. |
| | | 1.150 | — | 1.3 | V | LDO bypassed for operation up to 792 MHz. |
| | | 0.925 | — | 1.3 | V | LDO bypassed for operation up to 396 MHz. |
| | VDD_SOC_IN ⁶ | 1.225 | — | 1.3 | V | 264 MHz < VPU ≤ 352 MHz |
| | | 1.15 | — | 1.3 | V | VPU ≤ 264 MHz |
| Standby/DSM mode | VDD_ARM_IN VDD_ARM23_IN ³ | 0.9 | — | 1.3 | V | See Table 9, “Stop Mode Current and Power Consumption,” on page 28. |
| | VDD_SOC_IN | 1.05 | — | 1.3 | V | |
| VDD_HIGH internal regulator | VDD_HIGH_IN ⁹ | 2.7 | — | 3.6 | V | Must match the range of voltages that the rechargeable backup battery supports. |
| Backup battery supply range | VDD_SNVS_IN ⁹ | 2.8 | — | 3.6 | V | Should be supplied from the same supply as VDD_HIGH_IN, if the system does not require keeping real time and other data on OFF state. |
| USB supply voltages | USB_OTG_VBUS | 4.4 | — | 5.25 | V | — |
| | USB_H1_VBUS | 4.4 | — | 5.25 | V | — |
| DDR I/O supply | NVCC_DRAM | 1.14 | 1.2 | 1.3 | V | LPDDR2 |
| | | 1.425 | 1.5 | 1.575 | V | DDR3 |
| | | 1.283 | 1.35 | 1.45 | V | DDR3L |
| Supply for RGMII I/O power group ¹⁰ | NVCC_RGMII | 1.15 | — | 2.625 | V | <ul style="list-style-type: none"> • 1.15 V – 1.30 V in HSIC 1.2 V mode • 1.43 V – 1.58 V in RGMII 1.5 V mode • 1.70 V – 1.90 V in RGMII 1.8 V mode • 2.25 V – 2.625 V in RGMII 2.5 V mode |

Table 6. Operating Ranges (continued)

| Parameter Description | Symbol | Min | Typ | Max ¹ | Unit | Comment ² |
|-----------------------------|---|-------|---------------------|------------------|------|---|
| GPIO supplies ¹⁰ | NVCC_CSI, NVCC_EIM0, NVCC_EIM1, NVCC_EIM2, NVCC_ENET, NVCC_GPIO, NVCC_LCD, NVCC_NANDF, NVCC_SD1, NVCC_SD2, NVCC_SD3, NVCC_JTAG | 1.65 | 1.8, 2.8, 3.3 | 3.6 | V | Isolation between the NVCC_EIMx and NVCC_SDx different supplies allow them to operate at different voltages within the specified range. Example: NVCC_EIM1 can operate at 1.8 V while NVCC_EIM2 operates at 3.3 V. |
| | NVCC_LVDS_2P5 ¹¹ NVCC_MIPI | 2.25 | 2.5 | 2.75 | V | — |
| HDMI supply voltages | HDMI_VP | 0.99 | 1.1 | 1.3 | V | — |
| | HDMI_VPH | 2.25 | 2.5 | 2.75 | V | — |
| PCIe supply voltages | PCIE_VP | 1.023 | 1.1 | 1.3 | V | — |
| | PCIE_VPH | 2.325 | 2.5 | 2.75 | V | — |
| | PCIE_VPTX | 1.023 | 1.1 | 1.3 | V | — |
| SATA Supply voltages | SATA_VP | 0.99 | 1.1 | 1.3 | V | — |
| | SATA_VPH | 2.25 | 2.5 | 2.75 | V | — |
| Junction temperature | T _J | -20 | 95 | 105 | °C | See <i>i.MX 6Dual/6Quad Product Lifetime Usage Estimates Application Note, AN4724</i> , for information on product lifetime (power-on years) for this processor. |

¹ Applying the maximum voltage results in maximum power consumption and heat generation. NXP recommends a voltage set point = (Vmin + the supply tolerance). This results in an optimized power/speed ratio.

² See the *Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors (IMX6DQ6SDLHDG)* for bypass capacitors requirements for each of the *_CAP supply outputs.

³ For Quad core system, connect to VDD_ARM_IN. For Dual core system, may be shorted to GND together with VDD_ARM23_CAP to reduce leakage.

⁴ VDD_ARM_IN and VDD_SOC_IN must be at least 125 mV higher than the LDO Output Set Point for correct voltage regulation.

⁵ VDD_ARM_CAP must not exceed VDD_CACHE_CAP by more than +50 mV. VDD_CACHE_CAP must not exceed VDD_ARM_CAP by more than 200 mV.

⁶ VDD_SOC_CAP and VDD_PU_CAP must be equal.

⁷ In LDO enabled mode, the internal LDO output set points must be configured such that the:

VDD_ARM LDO output set point does not exceed the VDD_SOC LDO output set point by more than 100 mV.

VDD_SOC LDO output set point is equal to the VDD_PU LDO output set point.

The VDD_ARM LDO output set point can be lower than the VDD_SOC LDO output set point, however, the minimum output set points shown in this table must be maintained.

⁸ In LDO bypassed mode, the external power supply must ensure that VDD_ARM_IN does not exceed VDD_SOC_IN by more than 100 mV. The VDD_ARM_IN supply voltage can be lower than the VDD_SOC_IN supply voltage. The minimum voltages shown in this table must be maintained.

⁹ To set VDD_SNVS_IN voltage with respect to Charging Currents and RTC, see the *Hardware Development Guide for i.MX 6Dual, 6Quad, 6Solo, 6DualLite Families of Applications Processors (IMX6DQ6SDLHDG)*.

¹⁰ All digital I/O supplies (NVCC_XXXX) must be powered under normal conditions whether the associated I/O pins are in use or not, and associated I/O pins need to have a pull-up or pull-down resistor applied to limit any floating gate current.

¹¹ This supply also powers the pre-drivers of the DDR I/O pins; therefore, it must always be provided, even when LVDS is not used.

4.1.4 External Clock Sources

Each i.MX 6DualPlus/6QuadPlus processor has two external input system clocks: a low frequency (RTC_XTALI) and a high frequency (XTALI).

The RTC_XTALI is used for low-frequency functions. It supplies the clock for wake-up circuit, power-down real time clock operation, and slow system and watchdog counters. The clock input can be connected to either an external oscillator or a crystal using the internal oscillator amplifier. Additionally, there is an internal ring oscillator, that can be used instead of RTC_XTALI when accuracy is not important.

The system clock input XTALI is used to generate the main system clock. It supplies the PLLs and other peripherals. The system clock input can be connected to either an external oscillator or a crystal using the internal oscillator amplifier.

NOTE

The internal RTC oscillator does not provide an accurate frequency and is affected by process, voltage and temperature variations. NXP strongly recommends using an external crystal as the RTC_XTALI reference. If the internal oscillator is used instead, careful consideration should be given to the timing implications on all of the SoC modules dependent on this clock.

Table 7 shows the interface frequency requirements.

Table 7. External Input Clock Frequency

| Parameter Description | Symbol | Min | Typ | Max | Unit |
|-------------------------------------|------------|-----|---------------------------|-----|------|
| RTC_XTALI Oscillator ^{1,2} | f_{ckil} | — | 32.768 ³ /32.0 | — | kHz |
| XTALI Oscillator ^{2,4} | f_{xtal} | — | 24 | — | MHz |

¹ External oscillator or a crystal with internal oscillator amplifier.

² The required frequency stability of this clock source is application dependent. For recommendations, see the Hardware Development Guide for i.MX 6Dual, 6Quad, 6Solo, 6DualLite Families of Applications Processors (IMX6DQ6SDLHDG).

³ Recommended nominal frequency 32.768 kHz.

⁴ External oscillator or a fundamental frequency crystal with internal oscillator amplifier.

The typical values shown in Table 7 are required for use with NXP BSPs to ensure precise time keeping and USB operation. For RTC_XTALI operation, two clock sources are available:

- On-chip 40 kHz ring oscillator: This clock source has the following characteristics:
 - Approximately 25 μ A more I_{dd} than crystal oscillator
 - Approximately $\pm 50\%$ tolerance
 - No external component required
 - Starts up quicker than 32 kHz crystal oscillator
- External crystal oscillator with on-chip support circuit

- At power up, an internal ring oscillator is used. After crystal oscillator is stable, the clock circuit switches over to the crystal oscillator automatically.
- Higher accuracy than ring oscillator.
- If no external crystal is present, then the ring oscillator is used.

The decision to choose a clock source should be based on real-time clock use and precision timeout.

4.1.5 Maximum Measured Supply Currents

Power consumption is highly dependent on the application. Estimating the maximum supply currents required for power supply design is difficult because the use case that requires maximum supply current is not a realistic use case.

To help illustrate the effect of the application on power consumption, data was collected while running industry standard benchmarks that are designed to be compute and graphic intensive. The results provided are intended to be used as guidelines for power supply design.

Description of test conditions:

- The Power Virus data shown in [Table 8](#) represent a use case designed specifically to show the maximum current consumption possible for the Arm core complex. All cores are running at the defined maximum frequency and are limited to L1 cache accesses only to ensure no pipeline stalls. Although a valid condition, it would have a very limited, if any, practical use case, and be limited to an extremely low duty cycle unless the intention was to specifically cause the worst case power consumption.
- EEMBC CoreMark: Benchmark designed specifically for the purpose of measuring the performance of a CPU core. More information available at www.eembc.org/coremark. Note that this benchmark is designed as a core performance benchmark, not a power benchmark. This use case is provided as an example of power consumption that would be typical in a computationally-intensive application rather than the Power Virus.
- 3DMark Mobile 2011: Suite of benchmarks designed for the purpose of measuring graphics and overall system performance. Note that this benchmark is designed as a graphics performance benchmark, not a power benchmark. This use case is provided as an example of power consumption that would be typical in a very graphics-intensive application.
- Devices used for the tests were from the high current end of the expected process variation.

The NXP power management IC, MMPF0100xxxx, which is targeted for the i.MX 6 series processor family, supports the power consumption shown in [Table 8](#), however a robust thermal design is required for the increased system power dissipation.

See the *i.MX 6Dual/6Quad Power Consumption Measurement Application Note* (AN4509) for more details on typical power consumption under various use case definitions.

Table 8. Maximum Supply Currents

| Power Supply | Conditions | Maximum Current | | Unit |
|---|---|--------------------------------------|----------|------|
| | | Power Virus | CoreMark | |
| i.MX 6QuadPlus: VDD_ARM_IN + VDD_ARM23_IN ¹ | <ul style="list-style-type: none"> ARM frequency = 1200 MHz ARM LDOs set to 1.3V T_j = 105°C | 3920 | 2500 | mA |
| | <ul style="list-style-type: none"> ARM frequency = 996 MHz ARM LDOs set to 1.3V T_j = 105°C | 3730 | 2370 | mA |
| i.MX 6DualPlus: VDD_ARM_IN ² | <ul style="list-style-type: none"> ARM frequency = 1200 MHz ARM LDOs set to 1.3V T_j = 105°C | 2350 | 1200 | mA |
| | <ul style="list-style-type: none"> ARM frequency = 996 MHz ARM LDOs set to 1.3V T_j = 105°C | 2230 | 1140 | mA |
| i.MX 6DualPlus: or i.MX 6Quad: VDD_SOC_IN | <ul style="list-style-type: none"> Running 3DMark GPU frequency = 720 MHz SOC LDO set to 1.3V T_j = 105°C | 3700 | | mA |
| VDD_HIGH_IN | — | 125 ³ | | mA |
| VDD_SNVS_IN | — | 275 ⁴ | | μA |
| USB_OTG_VBUS/ USB_H1_VBUS (LDO 3P0) | — | 25 ⁵ | | mA |
| Primary Interface (IO) Supplies | | | | |
| NVCC_DRAM | — | (see note ⁶) | | |
| NVCC_ENET | N=10 | Use maximum IO equation ⁷ | | |
| NVCC_LCD | N=29 | Use maximum IO equation ⁷ | | |
| NVCC_GPIO | N=24 | Use maximum IO equation ⁷ | | |
| NVCC_CSI | N=20 | Use maximum IO equation ⁷ | | |
| NVCC_EIM0 | N=19 | Use maximum IO equation ⁷ | | |
| NVCC_EIM1 | N=14 | Use maximum IO equation ⁷ | | |
| NVCC_EIM2 | N=20 | Use maximum IO equation ⁷ | | |
| NVCC_JTAG | N=6 | Use maximum IO equation ⁷ | | |
| NVCC_RGMII | N=6 | Use maximum IO equation ⁷ | | |
| NVCC_SD1 | N=6 | Use maximum IO equation ⁷ | | |
| NVCC_SD2 | N=6 | Use maximum IO equation ⁷ | | |
| NVCC_SD3 | N=11 | Use maximum IO equation ⁷ | | |
| NVCC_NANDF | N=26 | Use maximum IO equation ⁷ | | |
| NVCC_MIPI | — | 25.5 | | mA |

Table 8. Maximum Supply Currents (continued)

| Power Supply | Conditions | Maximum Current | | Unit |
|--------------|------------|---|----------|------|
| | | Power Virus | CoreMark | |
| NVCC_LVDS2P5 | — | NVCC_LVDS2P5 is connected to VDD_HIGH_CAP at the board level. VDD_HIGH_CAP is capable of handling the current required by NVCC_LVDS2P5. | | |
| MISC | | | | |
| DRAM_VREF | — | 1 | | mA |

- ¹ i.MX 6DualPlus numbers assume VDD_ARM23_IN and VDD_ARM23_CAP are connected to ground.
- ² i.MX 6DualPlus numbers assume VDD_ARM23_IN and VDD_ARM23_CAP are connected to ground.
- ³ The actual maximum current drawn from VDD_HIGH_IN will be as shown plus any additional current drawn from the VDD_HIGH_CAP outputs, depending upon actual application configuration (for example, NVCC_LVDS_2P5, NVCC_MIPI, or HDMI, PCIe, and SATA VPH supplies).
- ⁴ Under normal operating conditions, the maximum current on VDD_SNVS_IN is shown [Table 8](#). The maximum VDD_SNVS_IN current may be higher depending on specific operating configurations, such as BOOT_MODE[1:0] not equal to 00, or use of the Tamper feature. During initial power on, VDD_SNVS_IN can draw up to 1 mA if the supply is capable of sourcing that current. If less than 1 mA is available, the VDD_SNVS_CAP charge time will increase.
- ⁵ This is the maximum current per active USB physical interface.
- ⁶ The DRAM power consumption is dependent on several factors such as external signal termination. DRAM power calculators are typically available from memory vendors which take into account factors such as signal termination. See the *i.MX 6Dual/6Quad Power Consumption Measurement Application Note (AN4509)* for examples of DRAM power consumption during specific use case scenarios.
- ⁷ General equation for estimated, maximum power consumption of an IO power supply:
 $I_{max} = N \times C \times V \times (0.5 \times F)$
 Where:
 N—Number of IO pins supplied by the power line
 C—Equivalent external capacitive load
 V—IO voltage
 (0.5 xF)—Data change rate. Up to 0.5 of the clock rate (F)
 In this equation, I_{max} is in Amps, C in Farads, V in Volts, and F in Hertz.

4.1.6 Low Power Mode Supply Currents

[Table 9](#) shows the current core consumption (not including I/O) of the i.MX 6DualPlus/6QuadPlus processors in selected low power modes.

Table 9. Stop Mode Current and Power Consumption

| Mode | Test Conditions | Supply | Typical ¹ | Unit |
|------|--|---------------------|----------------------|------|
| WAIT | <ul style="list-style-type: none"> • Arm, SoC, and PU LDOs are set to 1.225 V • HIGH LDO set to 2.5 V • Clocks are gated • DDR is in self refresh • PLLs are active in bypass (24 MHz) • Supply voltages remain ON | VDD_ARM_IN (1.4 V) | 6 | mA |
| | | VDD_SOC_IN (1.4 V) | 23 | mA |
| | | VDD_HIGH_IN (3.0 V) | 3.7 | mA |
| | | Total | 52 | mW |

Table 9. Stop Mode Current and Power Consumption (continued)

| Mode | Test Conditions | Supply | Typical ¹ | Unit |
|-----------------------|--|---------------------|----------------------|------|
| STOP_ON | <ul style="list-style-type: none"> • Arm LDO set to 0.9 V • SoC and PU LDOs set to 1.225 V • HIGH LDO set to 2.5 V • PLLs disabled • DDR is in self refresh | VDD_ARM_IN (1.4 V) | 7.5 | mA |
| | | VDD_SOC_IN (1.4 V) | 22 | mA |
| | | VDD_HIGH_IN (3.0 V) | 3.7 | mA |
| | | Total | 52 | mW |
| STOP_OFF | <ul style="list-style-type: none"> • Arm LDO set to 0.9 V • SoC LDO set to 1.225 V • PU LDO is power gated • HIGH LDO set to 2.5 V • PLLs disabled • DDR is in self refresh | VDD_ARM_IN (1.4 V) | 7.5 | mA |
| | | VDD_SOC_IN (1.4 V) | 13.5 | mA |
| | | VDD_HIGH_IN (3.0 V) | 3.7 | mA |
| | | Total | 41 | mW |
| STANDBY | <ul style="list-style-type: none"> • ARM and PU LDOs are power gated • SoC LDO is in bypass • HIGH LDO is set to 2.5 V • PLLs are disabled • Low voltage • Well Bias ON • Crystal oscillator is enabled | VDD_ARM_IN (0.9 V) | 0.1 | mA |
| | | VDD_SOC_IN (1.05 V) | 13 | mA |
| | | VDD_HIGH_IN (3.0 V) | 3.7 | mA |
| | | Total | 22 | mW |
| Deep Sleep Mode (DSM) | <ul style="list-style-type: none"> • ARM and PU LDOs are power gated • SoC LDO is in bypass • HIGH LDO is set to 2.5 V • PLLs are disabled • Low voltage • Well Bias ON • Crystal oscillator and bandgap are disabled | VDD_ARM_IN (0.9 V) | 0.1 | mA |
| | | VDD_SOC_IN (1.05 V) | 2 | mA |
| | | VDD_HIGH_IN (3.0 V) | 0.5 | mA |
| | | Total | 3.4 | mW |
| SNVS Only | <ul style="list-style-type: none"> • VDD_SNVS_IN powered • All other supplies off • SRTC running | VDD_SNVS_IN (2.8V) | 41 | μA |
| | | Total | 115 | μW |

¹ The typical values shown here are for information only and are not guaranteed. These values are average values measured on a worst-case wafer at 25°C.

4.1.7 USB PHY Current Consumption

4.1.7.1 Power Down Mode

In power down mode, everything is powered down, including the VBUS valid detectors, typical condition. [Table 10](#) shows the USB interface current consumption in power down mode.

Table 10. USB PHY Current Consumption in Power Down Mode

| | VDD_USB_CAP (3.0 V) | VDD_HIGH_CAP (2.5 V) | NVCC_PLL_OUT (1.1 V) |
|---------|---------------------|----------------------|----------------------|
| Current | 5.1 μ A | 1.7 μ A | <0.5 μ A |

NOTE

The currents on the VDD_HIGH_CAP and VDD_USB_CAP were identified to be the voltage divider circuits in the USB-specific level shifters.

4.1.8 SATA Typical Power Consumption

[Table 11](#) provides SATA PHY currents for certain Tx operating modes.

NOTE

Tx power consumption values are provided for a single transceiver. If T = single transceiver power and C = Clock module power, the total power required for N lanes = N x T + C.

Table 11. SATA PHY Current Drain

| Mode | Test Conditions | Supply | Typical Current | Unit |
|-----------------------------------|--------------------|----------|-----------------|------|
| P0: Full-power state ¹ | Single Transceiver | SATA_VP | 11 | mA |
| | | SATA_VPH | 13 | |
| | Clock Module | SATA_VP | 6.9 | |
| | | SATA_VPH | 6.2 | |
| P0: Mobile ² | Single Transceiver | SATA_VP | 11 | mA |
| | | SATA_VPH | 11 | |
| | Clock Module | SATA_VP | 6.9 | |
| | | SATA_VPH | 6.2 | |
| P0s: Transmitter idle | Single Transceiver | SATA_VP | 9.4 | mA |
| | | SATA_VPH | 2.9 | |
| | Clock Module | SATA_VP | 6.9 | |
| | | SATA_VPH | 6.2 | |

Table 11. SATA PHY Current Drain (continued)

| Mode | Test Conditions | Supply | Typical Current | Unit |
|---|--------------------|----------|-----------------|------|
| P1: Transmitter idle, Rx powered down, LOS disabled | Single Transceiver | SATA_VP | 0.67 | mA |
| | | SATA_VPH | 0.23 | |
| | Clock Module | SATA_VP | 6.9 | |
| | | SATA_VPH | 6.2 | |
| P2: Powered-down state, only LOS and POR enabled | Single Transceiver | SATA_VP | 0.53 | mA |
| | | SATA_VPH | 0.11 | |
| | Clock Module | SATA_VP | 0.036 | |
| | | SATA_VPH | 0.12 | |
| PDDQ mode ³ | Single Transceiver | SATA_VP | 0.13 | mA |
| | | SATA_VPH | 0.012 | |
| | Clock Module | SATA_VP | 0.008 | |
| | | SATA_VPH | 0.004 | |

¹ Programmed for 1.0 V peak-to-peak Tx level.

² Programmed for 0.9 V peak-to-peak Tx level with no boost or attenuation.

³ LOW power non-functional.

4.1.9 PCIe 2.0 Maximum Power Consumption

Table 12 provides PCIe PHY currents for certain operating modes.

Table 12. PCIe PHY Current Drain

| Mode | Test Conditions | Supply | Max Current | Unit |
|--|-----------------|-------------------|-------------|------|
| P0: Normal Operation | 5G Operations | PCIE_VP (1.1 V) | 40 | mA |
| | | PCIE_VPTX (1.1 V) | 20 | |
| | | PCIE_VPH (2.5 V) | 21 | |
| | 2.5G Operations | PCIE_VP (1.1 V) | 27 | |
| | | PCIE_VPTX (1.1 V) | 20 | |
| | | PCIE_VPH (2.5 V) | 20 | |
| P0s: Low Recovery Time Latency, Power Saving State | 5G Operations | PCIE_VP (1.1 V) | 30 | mA |
| | | PCIE_VPTX (1.1 V) | 2.4 | |
| | | PCIE_VPH (2.5 V) | 18 | |
| | 2.5G Operations | PCIE_VP (1.1 V) | 20 | |
| | | PCIE_VPTX (1.1 V) | 2.4 | |
| | | PCIE_VPH (2.5 V) | 18 | |

Table 12. PCIe PHY Current Drain (continued)

| Mode | Test Conditions | Supply | Max Current | Unit |
|---|-----------------|-------------------|-------------|------|
| P1: Longer Recovery Time Latency, Lower Power State | — | PCIE_VP (1.1 V) | 12 | mA |
| | | PCIE_VPTX (1.1 V) | 2.4 | |
| | | PCIE_VPH (2.5 V) | 12 | |
| Power Down | — | PCIE_VP (1.1 V) | 1.3 | mA |
| | | PCIE_VPTX (1.1 V) | 0.18 | |
| | | PCIE_VPH (2.5 V) | 0.36 | |

4.1.10 HDMI Maximum Power Consumption

Table 13 provides HDMI PHY currents for both Active 3D Tx with LFSR15 data pattern and Power-down modes.

Table 13. HDMI PHY Current Drain

| Mode | Test Conditions | Supply | Max Current | Unit | |
|--------|----------------------|----------|-------------|------|----|
| Active | Bit rate 251.75 Mbps | HDMI_VPH | 14 | mA | |
| | | HDMI_VP | 4.1 | mA | |
| | Bit rate 279.27 Mbps | HDMI_VPH | 14 | mA | |
| | | HDMI_VP | 4.2 | mA | |
| | Bit rate 742.5 Mbps | HDMI_VPH | 17 | mA | |
| | | HDMI_VP | 7.5 | mA | |
| | Bit rate 1.485 Gbps | HDMI_VPH | 17 | mA | |
| | | HDMI_VP | 12 | mA | |
| | Bit rate 2.275 Gbps | HDMI_VPH | 16 | mA | |
| | | HDMI_VP | 17 | mA | |
| | Bit rate 2.97 Gbps | HDMI_VPH | 19 | mA | |
| | | HDMI_VP | 22 | mA | |
| | Power-down | — | HDMI_VPH | 49 | μA |
| | | | HDMI_VP | 1100 | μA |

4.2 Power Supplies Requirements and Restrictions

The system design must comply with power-up sequence, power-down sequence, and steady state guidelines as described in this section to ensure the reliable operation of the device. Any deviation from these sequences may result in the following situations:

- Excessive current during power-up phase
- Prevention of the device from booting
- Irreversible damage to the processor

4.2.1 Power-Up Sequence

For power-up sequence, the restrictions are as follows:

- VDD_SNVS_IN supply must be turned ON before any other power supply. It may be connected (shorted) with VDD_HIGH_IN supply.
- If a coin cell is used to power VDD_SNVS_IN, then ensure that it is connected before any other supply is switched on.
- The SRC_POR_B signal controls the processor POR and must be immediately asserted at power-up and remain asserted until the VDD_ARM_CAP, VDD_SOC_CAP, and VDD_PU_CAP supplies are stable. VDD_ARM_IN and VDD_SOC_IN may be applied in either order with no restrictions.

NOTE

Ensure that there is no back voltage (leakage) from any supply on the board towards the 3.3 V supply (for example, from the external components that use both the 1.8 V and 3.3 V supplies).

NOTE

USB_OTG_VBUS and USB_H1_VBUS are not part of the power supply sequence and can be powered at any time.

4.2.2 Power-Down Sequence

There are no special restrictions for i.MX 6DualPlus/6QuadPlus SoC.

4.2.3 Power Supplies Usage

- All I/O pins must not be externally driven while the I/O power supply for the pin (NVCC_XXX) is OFF. This can cause internal latch-up and malfunctions due to reverse current flows. For information about I/O power supply of each pin, see the “Power Group” column of [Table 96, “21 x 21 mm Functional Contact Assignments”](#).
- When the SATA interface is not used, the SATA_VP and SATA_VPH supplies should be grounded. The input and output supplies for rest of the ports (SATA_REXT, SATA_PHY_RX_N, SATA_PHY_RX_P, and SATA_PHY_TX_N) can remain unconnected. It is recommended not to turn OFF the SATA_VPH supply while the SATA_VP supply is ON, as it may lead to excessive

power consumption. If boundary scan test is used, SATA_VP and SATA_VPH must remain powered.

- When the PCIE interface is not used, the PCIE_VP, PCIE_VPH, and PCIE_VPTX supplies should be grounded. The input and output supplies for rest of the ports (PCIE_REXT, PCIE_RX_N, PCIE_RX_P, PCIE_TX_N, and PCIE_TX_P) can remain unconnected. It is recommended not to turn the PCIE_VPH supply OFF while the PCIE_VP supply is ON, as it may lead to excessive power consumption. If boundary scan test is used, PCIE_VP, PCIE_VPH, and PCIE_VPTX must remain powered.

4.3 Integrated LDO Voltage Regulator Parameters

Various internal supplies can be powered ON from internal LDO voltage regulators. All the supply pins named *_CAP must be connected to external capacitors. The onboard LDOs are intended for internal use only and should not be used to power any external circuitry. See the i.MX 6DualPlus/6QuadPlus reference manual (IMX6DQPRM) for details on the power tree scheme recommended operation.

NOTE

The *_CAP signals should not be powered externally. These signals are intended for internal LDO or LDO bypass operation only.

4.3.1 Digital Regulators (LDO_ARM, LDO_PU, LDO_SOC)

There are three digital LDO regulators (“Digital”, because of the logic loads that they drive, not because of their construction). The advantages of the regulators are to reduce the input supply variation because of their input supply ripple rejection and their on die trimming. This translates into more voltage for the die producing higher operating frequencies. These regulators have three basic modes.

- Bypass. The regulation FET is switched fully on passing the external voltage, DCDC_LOW, to the load unaltered. The analog part of the regulator is powered down in this state, removing any loss other than the IR drop through the power grid and FET.
- Power Gate. The regulation FET is switched fully off limiting the current draw from the supply. The analog part of the regulator is powered down here limiting the power consumption.
- Analog regulation mode. The regulation FET is controlled such that the output voltage of the regulator equals the programmed target voltage. The target voltage is fully programmable in 25 mV steps.

Optionally LDO_SOC/VDD_SOC_CAP can be used to power the HDMI, PCIe, and SATA PHY's through external connections.

For additional information, see the i.MX 6DualPlus/6QuadPlus reference manual (IMX6DQPRM).

4.3.2 Regulators for Analog Modules

4.3.2.1 LDO_1P1 / NVCC_PLL_OUT

The LDO_1P1 regulator implements a programmable linear-regulator function from VDD_HIGH_IN (see [Table 6](#) for minimum and maximum input requirements). Typical Programming Operating Range is 1.0 V

to 1.2 V with the nominal default setting as 1.1 V. The LDO_1P1 supplies the 24 MHz oscillator, PLLs, and USB PHY. A programmable brown-out detector is included in the regulator that can be used by the system to determine when the load capability of the regulator is being exceeded to take the necessary steps. Current-limiting can be enabled to allow for in-rush current requirements during start-up, if needed. Active-pull-down can also be enabled for systems requiring this feature.

For information on external capacitor requirements for this regulator, see the Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors (IMX6DQ6SDLHDG).

For additional information, see the i.MX 6DualPlus/6QuadPlus reference manual (IMX6DQPRM).

4.3.2.2 LDO_2P5 / VDDHIGH_CAP

The LDO_2P5 module implements a programmable linear-regulator function from VDD_HIGH_IN (see Table 6 for min and max input requirements). Typical Programming Operating Range is 2.25 V to 2.75 V with the nominal default setting as 2.5 V. The LDO_2P5 supplies the eFuses, PLLs, and USB PHY. Optionally it can be used to supply the HDMI, LVDS, MIPI, PCIe, and SATA PHY's through external connections. A programmable brown-out detector is included in the regulator that can be used by the system to determine when the load capability of the regulator is being exceeded, to take the necessary steps. Current-limiting can be enabled to allow for in-rush current requirements during start-up, if needed. Active-pull-down can also be enabled for systems requiring this feature. An alternate self-biased low-precision weak-regulator is included that can be enabled for applications needing to keep the output voltage alive during low-power modes where the main regulator driver and its associated global bandgap reference module are disabled. The output of the weak-regulator is not programmable and is a function of the input supply as well as the load current. Typically, with a 3 V input supply the weak-regulator output is 2.525 V and its output impedance is approximately 40 Ω .

For information on external capacitor requirements for this regulator, see the Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors (IMX6DQ6SDLHDG).

For additional information, see the i.MX 6DualPlus/6QuadPlus reference manual (IMX6DQPRM).

4.3.2.3 LDO_USB / VDD_VBUS_CAP

The LDO_USB module implements a programmable linear-regulator function from the USB_OTG_VBUS and USB_H1_VBUS voltages (4.4 V–5.25 V) to produce a nominal 3.0 V output voltage. A programmable brown-out detector is included in the regulator that can be used by the system to determine when the load capability of the regulator is being exceeded, to take the necessary steps. This regulator has a built in power-mux that allows the user to select to run the regulator from either VBUS supply, when both are present. If only one of the VBUS voltages is present, then the regulator automatically selects this supply. Current limit is also included to help the system meet in-rush current targets. If no VBUS voltage is present, then the VBUSVALID threshold setting will prevent the regulator from being enabled.

Electrical Characteristics

For information on external capacitor requirements for this regulator, see the Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors (IMX6DQ6SDLHDG).

For additional information, see the i.MX 6DualPlus/6QuadPlus reference manual (IMX6DQPRM).

4.4 PLL Electrical Characteristics

4.4.1 Audio/Video PLL Electrical Parameters

Table 14. Audio/Video PLL Electrical Parameters

| Parameter | Value |
|--------------------|-------------------------|
| Clock output range | 650 MHz ~1.3 GHz |
| Reference clock | 24 MHz |
| Lock time | <11250 reference cycles |

4.4.2 528 MHz PLL

Table 15. 528 MHz PLL Electrical Parameters

| Parameter | Value |
|--------------------|-------------------------|
| Clock output range | 528 MHz PLL output |
| Reference clock | 24 MHz |
| Lock time | <11250 reference cycles |

4.4.3 Ethernet PLL

Table 16. Ethernet PLL Electrical Parameters

| Parameter | Value |
|--------------------|-------------------------|
| Clock output range | 500 MHz |
| Reference clock | 24 MHz |
| Lock time | <11250 reference cycles |

4.4.4 480 MHz PLL

Table 17. 480 MHz PLL Electrical Parameters

| Parameter | Value |
|--------------------|-----------------------|
| Clock output range | 480 MHz PLL output |
| Reference clock | 24 MHz |
| Lock time | <383 reference cycles |

4.4.5 MLB PLL

The MediaLB PLL is necessary in the MediaLB 6-Pin implementation to phase align the internal and external clock edges, effectively tuning out the delay of the differential clock receiver and is also responsible for generating the higher speed internal clock, when the internal-to-external clock ratio is not 1:1.

Table 18. MLB PLL Electrical Parameters

| Parameter | Value |
|-----------|---------|
| Lock time | <1.5 ms |

4.4.6 Arm PLL

Table 19. Arm PLL Electrical Parameters

| Parameter | Value |
|--------------------|------------------------|
| Clock output range | 650 MHz~1.3 GHz |
| Reference clock | 24 MHz |
| Lock time | <2250 reference cycles |

4.5 On-Chip Oscillators

4.5.1 OSC24M

This block implements an amplifier that when combined with a suitable quartz crystal and external load capacitors implements an oscillator. The oscillator is powered from NVCC_PLL_OUT.

The system crystal oscillator consists of a Pierce-type structure running off the digital supply. A straight forward biased-inverter implementation is used.

4.5.2 OSC32K

This block implements an amplifier that when combined with a suitable quartz crystal and external load capacitors implements a low power oscillator. It also implements a power mux such that it can be powered

Electrical Characteristics

from either a ~3 V backup battery (VDD_SNVS_IN) or VDD_HIGH_IN such as the oscillator consumes power from VDD_HIGH_IN when that supply is available and transitions to the back up battery when VDD_HIGH_IN is lost.

In addition, if the clock monitor determines that the OSC32K is not present, then the source of the 32 kHz clock will automatically switch to the internal ring oscillator.

CAUTION

The internal RTC oscillator does not provide an accurate frequency and is affected by process, voltage, and temperature variations. NXP strongly recommends using an external crystal as the RTC_XTALI reference. If the internal oscillator is used instead, careful consideration must be given to the timing implications on all of the SoC modules dependent on this clock.

The OSC32k runs from VDD_SNVS_CAP, which comes from the VDD_HIGH_IN/VDD_SNVS_IN power mux.

Table 20. OSC32K Main Characteristics

| Parameter | Min | Typ | Max | Comments |
|----------------------------------|-----|---------------|----------------|--|
| Fosc | — | 32.768 kHz | — | This frequency is nominal and determined mainly by the crystal selected. 32.0 K would work as well. |
| Current consumption | — | 4 μ A | — | The typical value shown is only for the oscillator, driven by an external crystal. If the internal ring oscillator is used instead of an external crystal, then approximately 25 μ A must be added to this value. |
| Bias resistor | — | 14 M Ω | — | This the integrated bias resistor that sets the amplifier into a high gain state. Any leakage through the ESD network, external board leakage, or even a scope probe that is significant relative to this value will debias the amplifier. The debiasing will result in low gain, and will impact the circuit's ability to start up and maintain oscillations. |
| Target Crystal Properties | | | | |
| Cload | — | 10 pF | — | Usually crystals can be purchased tuned for different Cloads. This Cload value is typically 1/2 of the capacitances realized on the PCB on either side of the quartz. A higher Cload will decrease oscillation margin, but increases current oscillating through the crystal. |
| ESR | — | 50 k Ω | 100 k Ω | Equivalent series resistance of the crystal. Choosing a crystal with a higher value will decrease the oscillating margin. |

4.6 I/O DC Parameters

This section includes the DC parameters of the following I/O types:

- General Purpose I/O (GPIO)
- Double Data Rate I/O (DDR) for LPDDR2 and DDR3/DDR3L modes
- LVDS I/O
- MLB I/O

NOTE

The term ‘OVDD’ in this section refers to the associated supply rail of an input or output.



Figure 3. Circuit for Parameters Voh and Vol for I/O Cells

4.6.1 XTALI and RTC_XTALI (Clock Inputs) DC Parameters

Table 21 shows the DC parameters for the clock inputs.

Table 21. XTALI and RTC_XTALI DC Parameters

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit |
|--|----------------------------|--|--------------------|-----|------------------|------|
| XTALI high-level DC input voltage | Vih | — | 0.8 x NVCC_PLL_OUT | — | NVCC_PLL_OUT | V |
| XTALI low-level DC input voltage | Vil | — | 0 | — | 0.2 | V |
| RTC_XTALI high-level DC input voltage | Vih | — | 0.8 | — | 1.1 (See note 1) | V |
| RTC_XTALI low-level DC input voltage | Vil | — | 0 | — | 0.2 | V |
| Input capacitance | C _{IN} | Simulated data | — | 5 | — | pF |
| XTALI input leakage current at startup | I _{XTALI_STARTUP} | Power-on startup for 0.15 msec with a driven 24 MHz clock at 1.1 V. ² | — | — | 600 | μA |
| DC input current | I _{XTALI_DC} | — | — | — | 2.5 | μA |

¹ This voltage specification must not be exceeded and, as such, is an absolute maximum specification.

² This current draw is present even if an external clock source directly drives XTALI.

NOTE

The Vil and Vih specifications only apply when an external clock source is used. If a crystal is used, Vil and Vih do not apply.

4.6.2 General Purpose I/O (GPIO) DC Parameters

Table 22 shows DC parameters for GPIO pads. The parameters in Table 22 are guaranteed per the operating ranges in Table 6, unless otherwise noted.

Table 22. GPIO I/O DC Parameters

| Parameter | Symbol | Test Conditions | Min | Max | Unit |
|---|--------|---|-------------|------------|------|
| High-level output voltage ¹ | Voh | Ioh = -0.1 mA (DSE ² = 001, 010) Ioh = -1 mA (DSE = 011, 100, 101, 110, 111) | OVDD - 0.15 | — | V |
| Low-level output voltage ¹ | Vol | Iol = 0.1 mA (DSE ² = 001, 010) Iol = 1mA (DSE = 011, 100, 101, 110, 111) | — | 0.15 | V |
| High-Level DC input voltage ^{1, 3} | Vih | — | 0.7 × OVDD | OVDD | V |
| Low-Level DC input voltage ^{1, 3} | Vil | — | 0 | 0.3 × OVDD | V |
| Input Hysteresis | Vhys | OVDD = 1.8 V OVDD = 3.3 V | 0.25 | — | V |
| Schmitt trigger VT+ ^{3, 4} | VT+ | — | 0.5 × OVDD | — | V |
| Schmitt trigger VT- ^{3, 4} | VT- | — | — | 0.5 × OVDD | V |
| Input current (no pull-up/down) | Iin | Vin = OVDD or 0 | -1 | 1 | μA |
| Input current (22 kΩ pull-up) | Iin | Vin = 0 V Vin = OVDD | — | 212 1 | μA |
| Input current (47 kΩ pull-up) | Iin | Vin = 0 V Vin = OVDD | — | 100 1 | μA |
| Input current (100 kΩ pull-up) | Iin | Vin = 0 V Vin = OVDD | — | 48 1 | μA |
| Input current (100 kΩ pull-down) | Iin | Vin = 0 V Vin = OVDD | — | 1 48 | μA |
| Keeper circuit resistance | Rkeep | Vin = 0.3 × OVDD Vin = 0.7 × OVDD | 105 | 175 | kΩ |

¹ Overshoot and undershoot conditions (transitions above OVDD and below GND) on switching pads must be held below 0.6 V, and the duration of the overshoot/undershoot must not exceed 10% of the system clock cycle. Overshoot/undershoot must be controlled through printed circuit board layout, transmission line impedance matching, signal line termination, or other methods. Non-compliance to this specification may affect device reliability or cause permanent damage to the device.

² DSE is the Drive Strength Field setting in the associated IOMUX control register.

³ To maintain a valid level, the transition edge of the input must sustain a constant slew rate (monotonic) from the current DC level through to the target DC level, Vil or Vih. Monotonic input transition time is from 0.1 ns to 1 s.

⁴ Hysteresis of 250 mV is guaranteed over all operating conditions when hysteresis is enabled.

4.6.3 DDR I/O DC Parameters

The DDR I/O pads support LPDDR2 and DDR3/DDR3L operational modes.

To date LPDDR2 has not been fully validated or supported in the BSP. For further details contact your local NXP representative.

4.6.4 RGMII I/O 2.5V I/O DC Electrical Parameters

The RGMII interface complies with the RGMII standard version 1.3. The parameters in [Table 23](#) are guaranteed per the operating ranges in [Table 6](#), unless otherwise noted.

Table 23. RGMII I/O 2.5V I/O DC Electrical Parameters¹

| Parameter | Symbol | Test Conditions | Min | Max | Units |
|--|--------------------|--|-----------|-----------|-------|
| High-level output voltage ¹ | V_{OH} | loh= -0.1 mA (DSE=001,010) loh= -1.0 mA (DSE=011,100,101,110,111) | OVDD-0.15 | — | V |
| Low-level output voltage ¹ | V_{OL} | lol= 0.1 mA (DSE=001,010) lol= 1.0 mA (DSE=011,100,101,110,111) | — | 0.15 | V |
| Input Reference Voltage | V_{ref} | — | 0.49xOVDD | 0.51xOVDD | V |
| High-Level input voltage ^{2, 3} | V_{IH} | — | 0.7xOVDD | OVDD | V |
| Low-Level input voltage ^{2, 3} | V_{IL} | — | 0 | 0.3xOVDD | V |
| Input Hysteresis(OVDD=1.8V) | $V_{HYS_HighVDD}$ | OVDD=1.8V | 250 | — | mV |
| Input Hysteresis(OVDD=2.5V) | $V_{HYS_HighVDD}$ | OVDD=2.5V | 250 | — | mV |
| Schmitt trigger VT+ ^{3, 4} | V_{TH+} | — | 0.5xOVDD | — | mV |
| Schmitt trigger VT- ^{3, 4} | V_{TH-} | — | — | 0.5xOVDD | mV |
| Pull-up resistor (22 kΩ PU) | R_{PU_22K} | $V_{in}=0V$ | — | 212 | μA |
| Pull-up resistor (22 kΩ PU) | R_{PU_22K} | $V_{in}=OVDD$ | — | 1 | μA |
| Pull-up resistor (47 kΩ PU) | R_{PU_47K} | $V_{in}=0V$ | — | 100 | μA |
| Pull-up resistor (47 kΩ PU) | R_{PU_47K} | $V_{in}=OVDD$ | — | 1 | μA |
| Pull-up resistor (100 kΩ PU) | R_{PU_100K} | $V_{in}=0V$ | — | 48 | μA |
| Pull-up resistor (100 kΩ PU) | R_{PU_100K} | $V_{in}=OVDD$ | — | 1 | μA |
| Pull-down resistor (100 kΩ PD) | R_{PD_100K} | $V_{in}=OVDD$ | — | 48 | μA |
| Pull-down resistor (100 kΩ PD) | R_{PD_100K} | $V_{in}=0V$ | — | 1 | μA |
| Keeper Circuit Resistance | R_{keep} | — | 105 | 165 | kΩ |
| Input current (no pull-up/down) | I_{in} | $V_I = 0, V_I = OVDD$ | -2.9 | 2.9 | μA |

¹ Input Mode Selection: SW_PAD_CTL_GRP_DDR_TYPE_RGMII = 10 (1.8V Mode)
SW_PAD_CTL_GRP_DDR_TYPE_RGMII = 11 (2.5V Mode).

² Overshoot and undershoot conditions (transitions above OVDD and below GND) on switching pads must be held below 0.6 V, and the duration of the overshoot/undershoot must not exceed 10% of the system clock cycle. Overshoot/undershoot must be controlled through printed circuit board layout, transmission line impedance matching, signal line termination, or other methods. Non-compliance to this specification may affect device reliability or cause permanent damage to the device.

³ To maintain a valid level, the transition edge of the input must sustain a constant slew rate (monotonic) from the current DC level through to the target DC level, Vil or Vih. Monotonic input transition time is from 0.1 ns to 1 s.

⁴ Hysteresis of 250 mV is guaranteed over all operating conditions when hysteresis is enabled (register IOMUXC_SW_PAD_CTL_PAD_RGMII_TXC[HYS]= 0).

Electrical Characteristics

4.6.4.1 LPDDR2 Mode I/O DC Parameters

For details on supported DDR memory configurations, see [Section 4.10.2, “MMDC Supported DDR3/DDR3L/LPDDR2 Configurations.”](#)

The parameters in [Table 24](#) are guaranteed per the operating ranges in [Table 6](#), unless otherwise noted.

Table 24. LPDDR2 I/O DC Electrical Parameters¹

| Parameters | Symbol | Test Conditions | Min | Max | Unit |
|--------------------------------------|-----------|-----------------|---------------------------|---------------------------|------|
| High-level output voltage | Voh | Ioh = -0.1 mA | $0.9 \times \text{OVDD}$ | — | V |
| Low-level output voltage | Vol | Iol = 0.1 mA | — | $0.1 \times \text{OVDD}$ | V |
| Input reference voltage | Vref | — | $0.49 \times \text{OVDD}$ | $0.51 \times \text{OVDD}$ | |
| DC input High Voltage | Vih(dc) | — | Vref+0.13V | OVDD | V |
| DC input Low Voltage | Vil(dc) | — | OVSS | Vref-0.13V | V |
| Differential Input Logic High | Vih(diff) | — | 0.26 | See Note ² | — |
| Differential Input Logic Low | Vil(diff) | — | See Note ² | -0.26 | — |
| Input current (no pull-up/down) | Iin | Vin = 0 or OVDD | -2.5 | 2.5 | μA |
| Pull-up/pull-down impedance mismatch | MMpupd | — | -15 | +15 | % |
| 240 Ω unit calibration resolution | Rres | — | — | 10 | Ω |
| Keeper circuit resistance | Rkeep | — | 110 | 175 | kΩ |

¹ Note that the JEDEC LPDDR2 specification (JESD209_2B) supersedes any specification in this document.

² The single-ended signals need to be within the respective limits (Vih(dc) max, Vil(dc) min) for single-ended signals as well as the limitations for overshoot and undershoot (see [Table 30](#)).

4.6.4.2 DDR3/DDR3L Mode I/O DC Parameters

For details on supported DDR memory configurations, see [Section 4.10.2, “MMDC Supported DDR3/DDR3L/LPDDR2 Configurations.”](#)

The parameters in [Table 25](#) are guaranteed per the operating ranges in [Table 6](#), unless otherwise noted.

Table 25. DDR3/DDR3L I/O DC Electrical Parameters

| Parameters | Symbol | Test Conditions | Min | Max | Unit |
|---------------------------|-------------------|---|----------------------------|---------------------------|------|
| High-level output voltage | Voh | Ioh = -0.1 mA Voh (DSE = 001) | $0.8 \times \text{OVDD}^1$ | — | V |
| | | Ioh = -1 mA Voh (for all except DSE = 001) | | | |
| Low-level output voltage | Vol | Iol = 0.1 mA Vol (DSE = 001) | — | $0.2 \times \text{OVDD}$ | V |
| | | Iol = 1 mA Vol (for all except DSE = 001) | | | |
| Input reference voltage | Vref ² | — | $0.49 \times \text{OVDD}$ | $0.51 \times \text{OVDD}$ | |

Table 25. DDR3/DDR3L I/O DC Electrical Parameters (continued)

| Parameters | Symbol | Test Conditions | Min | Max | Unit |
|--------------------------------------|-----------|---------------------|-----------------------|-----------------------|------|
| DC input Logic High | Vih(dc) | — | Vref+0.1 | OVDD | V |
| DC input Logic Low | Vil(dc) | — | OVSS | Vref-0.1 | V |
| Differential input Logic High | Vih(diff) | — | 0.2 | See Note ³ | V |
| Differential input Logic Low | Vil(diff) | — | See Note ³ | -0.2 | V |
| Termination Voltage | Vtt | Vtt tracking OVDD/2 | 0.49 × OVDD | 0.51 × OVDD | V |
| Input current (no pull-up/down) | Iin | Vin = 0 or OVDD | -2.9 | 2.9 | μA |
| Pull-up/pull-down impedance mismatch | MMpupd | — | -10 | 10 | % |
| 240 Ω unit calibration resolution | Rres | — | — | 10 | Ω |
| Keeper circuit resistance | Rkeep | — | 105 | 175 | kΩ |

¹ OVDD – I/O power supply (1.425 V–1.575 V for DDR3 and 1.283 V–1.45 V for DDR3L).

² Vref – DDR3/DDR3L external reference voltage.

³ The single-ended signals need to be within the respective limits (Vih(dc) max, Vil(dc) min) for single-ended signals as well as the limitations for overshoot and undershoot (see Table 31).

4.6.5 LVDS I/O DC Parameters

The LVDS interface complies with TIA/EIA 644-A standard. See TIA/EIA STANDARD 644-A, “*Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits*” for details.

Table 26 shows the Low Voltage Differential Signaling (LVDS) I/O DC parameters.

Table 26. LVDS I/O DC Parameters

| Parameter | Symbol | Test Conditions | Min | Max | Unit |
|-----------------------------|-----------------|-----------------------------------|-------|-------|------|
| Output Differential Voltage | V _{OD} | Rload=100 Ω between padP and padN | 250 | 450 | mV |
| Output High Voltage | V _{OH} | I _{OH} = 0 mA | 1.25 | 1.6 | V |
| Output Low Voltage | V _{OL} | I _{OL} = 0 mA | 0.9 | 1.25 | |
| Offset Voltage | V _{OS} | — | 1.125 | 1.375 | |

4.6.6 MLB 6-Pin I/O DC Parameters

The MLB interface complies with Analog Interface of 6-pin differential Media Local Bus specification version 4.1. See 6-pin differential MLB specification v4.1, “MediaLB 6-pin interface Electrical Characteristics” for details.

NOTE

The MLB 6-pin interface does not support speed mode 8192fs.

Table 27 shows the Media Local Bus (MLB) I/O DC parameters.

Table 27. MLB I/O DC Parameters

| Parameter | Symbol | Test Conditions | Min | Max | Unit |
|--|-----------|---|------|------|------------|
| Output Differential Voltage | V_{OD} | Rload = 50 Ω between padP and padN | 300 | 500 | mV |
| Output High Voltage | V_{OH} | | 1.15 | 1.75 | V |
| Output Low Voltage | V_{OL} | | 0.75 | 1.35 | V |
| Common-mode Output Voltage ((Vpad_P + Vpad_N) / 2)) | V_{OCM} | | 1 | 1.5 | V |
| Differential Output Impedance | Z_O | — | 1.6 | — | k Ω |

4.7 I/O AC Parameters

This section includes the AC parameters of the following I/O types:

- General Purpose I/O (GPIO)
- Double Data Rate I/O (DDR) for LPDDR2 and DDR3/DDR3L modes
- LVDS I/O
- MLB I/O

The GPIO and DDR I/O load circuit and output transition time waveforms are shown in [Figure 4](#) and [Figure 5](#).



Figure 4. Load Circuit for Output




Figure 5. Output Transition Time Waveform

4.7.1 General Purpose I/O AC Parameters

The I/O AC parameters for GPIO in slow and fast modes are presented in the [Table 28](#) and [Table 29](#), respectively. Note that the fast or slow I/O behavior is determined by the appropriate control bits in the IOMUXC control registers.

Table 28. General Purpose I/O AC Parameters 1.8 V Mode

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|--------|--|-----|-----|------------------------|------|
| Output Pad Transition Times, rise/fall (Max Drive, DSE=111) | tr, tf | 15 pF Cload, slow slew rate 15 pF Cload, fast slew rate | — | — | 2.72/2.79 1.51/1.54 | ns |
| Output Pad Transition Times, rise/fall (High Drive, DSE=101) | tr, tf | 15 pF Cload, slow slew rate 15 pF Cload, fast slew rate | — | — | 3.20/3.36 1.96/2.07 | |
| Output Pad Transition Times, rise/fall (Medium Drive, DSE=100) | tr, tf | 15 pF Cload, slow slew rate 15 pF Cload, fast slew rate | — | — | 3.64/3.88 2.27/2.53 | |
| Output Pad Transition Times, rise/fall (Low Drive, DSE=011) | tr, tf | 15 pF Cload, slow slew rate 15 pF Cload, fast slew rate | — | — | 4.32/4.50 3.16/3.17 | |
| Input Transition Times ¹ | trm | — | — | — | 25 | ns |

¹ Hysteresis mode is recommended for inputs with transition times greater than 25 ns.

Table 29. General Purpose I/O AC Parameters 3.3 V Mode

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|--------|--|-----|-----|------------------------|------|
| Output Pad Transition Times, rise/fall (Max Drive, DSE=101) | tr, tf | 15 pF Cload, slow slew rate 15 pF Cload, fast slew rate | — | — | 1.70/1.79 1.06/1.15 | ns |
| Output Pad Transition Times, rise/fall (High Drive, DSE=011) | tr, tf | 15 pF Cload, slow slew rate 15 pF Cload, fast slew rate | — | — | 2.35/2.43 1.74/1.77 | |
| Output Pad Transition Times, rise/fall (Medium Drive, DSE=010) | tr, tf | 15 pF Cload, slow slew rate 15 pF Cload, fast slew rate | — | — | 3.13/3.29 2.46/2.60 | |
| Output Pad Transition Times, rise/fall (Low Drive, DSE=001) | tr, tf | 15 pF Cload, slow slew rate 15 pF Cload, fast slew rate | — | — | 5.14/5.57 4.77/5.15 | |
| Input Transition Times ¹ | trm | — | — | — | 25 | ns |

¹ Hysteresis mode is recommended for inputs with transition times greater than 25 ns.

4.7.2 DDR I/O AC Parameters

For details on supported DDR memory configurations, see [Section 4.10.2, “MMDC Supported DDR3/DDR3L/LPDDR2 Configurations.”](#)

[Table 30](#) shows the AC parameters for DDR I/O operating in LPDDR2 mode.

Table 30. DDR I/O LPDDR2 Mode AC Parameters¹

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|------------------|--|-------------|-----|-------------|------|
| AC input logic high | Vih(ac) | — | Vref + 0.22 | — | OVDD | V |
| AC input logic low | Vil(ac) | — | 0 | — | Vref – 0.22 | V |
| AC differential input high voltage ² | Vidh(ac) | — | 0.44 | — | — | V |
| AC differential input low voltage | Vidl(ac) | — | — | — | 0.44 | V |
| Input AC differential cross point voltage ³ | Vix(ac) | Relative to Vref | -0.12 | — | 0.12 | V |
| Over/undershoot peak | Vpeak | — | — | — | 0.35 | V |
| Over/undershoot area (above OVDD or below OVSS) | Varea | 400 MHz | — | — | 0.2 | V-ns |
| Single output slew rate, measured between Vol(ac) and Voh(ac) | tsr | 50 Ω to Vref. 5 pF load. Drive impedance = 40 Ω ±30% | 1.5 | — | 3.5 | V/ns |
| | | 50 Ω to Vref. 5pF load. Drive impedance = 60 Ω ±30% | 1 | — | 2.5 | |
| Skew between pad rise/fall asymmetry + skew caused by SSN | t _{SKD} | clk = 400 MHz | — | — | 0.1 | ns |

¹ Note that the JEDEC LPDDR2 specification (JESD209_2B) supersedes any specification in this document.

² Vid(ac) specifies the input differential voltage $V_{tr} - V_{cp}$ required for switching, where V_{tr} is the “true” input signal and V_{cp} is the “complementary” input signal. The Minimum value is equal to $V_{ih}(ac) - V_{il}(ac)$.

³ The typical value of Vix(ac) is expected to be about $0.5 \times OVDD$. and Vix(ac) is expected to track variation of OVDD. Vix(ac) indicates the voltage at which differential input signal must cross.

[Table 31](#) shows the AC parameters for DDR I/O operating in DDR3/DDR3L mode.

Table 31. DDR I/O DDR3/DDR3L Mode AC Parameters¹

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|---------|------------------|--------------|-----|--------------|------|
| AC input logic high | Vih(ac) | — | Vref + 0.175 | — | OVDD | V |
| AC input logic low | Vil(ac) | — | 0 | — | Vref – 0.175 | V |
| AC differential input voltage ² | Vid(ac) | — | 0.35 | — | — | V |
| Input AC differential cross point voltage ³ | Vix(ac) | Relative to Vref | Vref – 0.15 | — | Vref + 0.15 | V |
| Over/undershoot peak | Vpeak | — | — | — | 0.4 | V |
| Over/undershoot area (above OVDD or below OVSS) | Varea | 533 MHz | — | — | 0.5 | V-ns |

Table 31. DDR I/O DDR3/DDR3L Mode AC Parameters¹ (continued)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|-----------|--------------------------------|-----|-----|-----|------|
| Single output slew rate, measured between $V_{ol(ac)}$ and $V_{oh(ac)}$ | tsr | Driver impedance = 34Ω | 2.5 | — | 5 | V/ns |
| Skew between pad rise/fall asymmetry + skew caused by SSN | t_{SKD} | clk = 533 MHz | — | — | 0.1 | ns |

¹ Note that the JEDEC JESD79_3C specification supersedes any specification in this document.

² $V_{id(ac)}$ specifies the input differential voltage $|V_{tr} - V_{cp}|$ required for switching, where V_{tr} is the “true” input signal and V_{cp} is the “complementary” input signal. The Minimum value is equal to $V_{ih(ac)} - V_{il(ac)}$.

³ The typical value of $V_{ix(ac)}$ is expected to be about $0.5 \times OVDD$, and $V_{ix(ac)}$ is expected to track variation of $OVDD$. $V_{ix(ac)}$ indicates the voltage at which differential input signal must cross.

4.7.3 LVDS I/O AC Parameters

The differential output transition time waveform is shown in Figure 6.



Figure 6. Differential LVDS Driver Transition Time Waveform

Table 32 shows the AC parameters for LVDS I/O.

Table 32. I/O AC Parameters of LVDS Pad

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|-----------|--|-----|-----|------|------|
| Differential pulse skew ¹ | t_{SKD} | $R_{load} = 100 \Omega$, $C_{load} = 2 \text{ pF}$ | — | — | 0.25 | ns |
| Transition Low to High Time ² | t_{TLH} | | — | — | 0.5 | |
| Transition High to Low Time ² | t_{THL} | | — | — | 0.5 | |
| Operating Frequency | f | — | — | 600 | 800 | MHz |
| Offset voltage imbalance | V_{os} | — | — | — | 150 | mV |

¹ $t_{SKD} = |t_{PHLD} - t_{PLHD}|$, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.

² Measurement levels are 20–80% from output voltage.

4.7.4 MLB 6-Pin I/O AC Parameters

The differential output transition time waveform is shown in Figure 7.

Electrical Characteristics



Figure 7. Differential MLB Driver Transition Time Waveform

A 4-stage pipeline is used in the MLB 6-pin implementation to facilitate design, maximize throughput, and allow for reasonable PCB trace lengths. Each cycle is one ipp_clk_in^* (internal clock from MLB PLL) clock period. Cycles 2, 3, and 4 are MLB PHY related. Cycle 2 includes clock-to-output delay of Signal/Data sampling flip-flop and Transmitter, Cycle 3 includes clock-to-output delay of Signal/Data clocked receiver, Cycle 4 includes clock-to-output delay of Signal/Data sampling flip-flop.

MLB 6-pin pipeline diagram is shown in [Figure 8](#).



Figure 8. MLB 6-Pin Pipeline Diagram

[Table 33](#) shows the AC parameters for MLB I/O.

Table 33. I/O AC Parameters of MLB PHY

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|-----------|---|-----|-----|-------|------|
| Differential pulse skew ¹ | t_{SKD} | Rload = 50 Ω between padP and padN | — | — | 0.1 | ns |
| Transition Low to High Time ² | t_{TLH} | | — | — | 1 | |
| Transition High to Low Time | t_{THL} | | — | — | 1 | |
| MLB external clock Operating Frequency | fclk_ext | — | — | — | 102.4 | MHz |
| MLB PLL clock Operating Frequency | fclk_pll | — | — | — | 307.2 | MHz |

¹ $t_{SKD} = |t_{PHLD} - t_{PLHD}|$, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.

² Measurement levels are 20-80% from output voltage.

4.8 Output Buffer Impedance Parameters

This section defines the I/O impedance parameters of the i.MX 6DualPlus/6QuadPlus processors for the following I/O types:

- General Purpose I/O (GPIO)
- Double Data Rate I/O (DDR) for LPDDR2, and DDR3 modes
- LVDS I/O
- MLB I/O

NOTE

GPIO and DDR I/O output driver impedance is measured with “long” transmission line of impedance Z_{tl} attached to I/O pad and incident wave launched into transmission line. R_{pu}/R_{pd} and Z_{tl} form a voltage divider that defines specific voltage of incident wave relative to OVDD. Output driver impedance is calculated from this voltage divider (see [Figure 9](#)).



Figure 9. Impedance Matching Load for Measurement

4.8.1 GPIO Output Buffer Impedance

Table 34 shows the GPIO output buffer impedance (OVDD 1.8 V).

Table 34. GPIO Output Buffer Average Impedance (OVDD 1.8 V)

| Parameter | Symbol | Drive Strength (DSE) | Typ Value | Unit |
|-------------------------|--------|----------------------|-----------|----------|
| Output Driver Impedance | Rdrv | 001 | 260 | Ω |
| | | 010 | 130 | |
| | | 011 | 90 | |
| | | 100 | 60 | |
| | | 101 | 50 | |
| | | 110 | 40 | |
| | | 111 | 33 | |

Table 35 shows the GPIO output buffer impedance (OVDD 3.3 V).

Table 35. GPIO Output Buffer Average Impedance (OVDD 3.3 V)

| Parameter | Symbol | Drive Strength (DSE) | Typ Value | Unit |
|-------------------------|--------|----------------------|-----------|----------|
| Output Driver Impedance | Rdrv | 001 | 150 | Ω |
| | | 010 | 75 | |
| | | 011 | 50 | |
| | | 100 | 37 | |
| | | 101 | 30 | |
| | | 110 | 25 | |
| | | 111 | 20 | |

4.8.2 DDR I/O Output Buffer Impedance

For details on supported DDR memory configurations, see [Section 4.10.2, “MMDC Supported DDR3/DDR3L/LPDDR2 Configurations.”](#)

Table 36 shows DDR I/O output buffer impedance of i.MX 6DualPlus/6QuadPlus processors.

Table 36. DDR I/O Output Buffer Impedance

| Parameter | Symbol | Test Conditions | Typical | | Unit |
|-------------------------|--------|------------------------|---|---|----------|
| | | | NVCC_DRAM=1.5 V (DDR3) DDR_SEL=11 | NVCC_DRAM=1.2 V (LPDDR2) DDR_SEL=10 | |
| Output Driver Impedance | Rdrv | Drive Strength (DSE) = | | | Ω |
| | | 000 | Hi-Z | Hi-Z | |
| | | 001 | 240 | 240 | |
| | | 010 | 120 | 120 | |
| | | 011 | 80 | 80 | |
| | | 100 | 60 | 60 | |
| | | 101 | 48 | 48 | |
| | | 110 | 40 | 40 | |
| | | 111 | 34 | 34 | |

Note:

1. Output driver impedance is controlled across PVTs using ZQ calibration procedure.
2. Calibration is done against 240 Ω external reference resistor.
3. Output driver impedance deviation (calibration accuracy) is $\pm 5\%$ (max/min impedance) across PVTs.

4.8.3 LVDS I/O Output Buffer Impedance

The LVDS interface complies with TIA/EIA 644-A standard. See, TIA/EIA STANDARD 644-A, “Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits” for details.

4.8.4 MLB 6-Pin I/O Differential Output Impedance

Table 37 shows MLB 6-pin I/O differential output impedance of i.MX 6DualPlus/6QuadPlus processors.

Table 37. MLB 6-Pin I/O Differential Output Impedance

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit |
|-------------------------------|--------|-----------------|-----|-----|-----|-----------|
| Differential Output Impedance | Z_O | — | 1.6 | — | — | $k\Omega$ |

4.9 System Modules Timing

This section contains the timing and electrical parameters for the modules in each i.MX 6DualPlus/6QuadPlus processor.

4.9.1 Reset Timing Parameters

Figure 10 shows the reset timing and Table 38 lists the timing parameters.




Figure 10. Reset Timing Diagram

Table 38. Reset Timing Parameters

| ID | Parameter | Min | Max | Unit |
|-----|--|-----|-----|-------------------------|
| CC1 | Duration of SRC_POR_B to be qualified as valid | 1 | — | XTALOSC_RTC_XTALI cycle |

4.9.2 WDOG Reset Timing Parameters

Figure 11 shows the WDOG reset timing and Table 39 lists the timing parameters.




Figure 11. WDOG1_B Timing Diagram

Table 39. WDOG1_B Timing Parameters

| ID | Parameter | Min | Max | Unit |
|-----|-------------------------------|-----|-----|-------------------------|
| CC3 | Duration of WDOG1_B Assertion | 1 | — | XTALOSC_RTC_XTALI cycle |

NOTE

XTALOSC_RTC_XTALI is approximately 32 kHz.

XTALOSC_RTC_XTALI cycle is one period or approximately 30 μ s.

NOTE

WDOG1_B output signals (for each one of the Watchdog modules) do not have dedicated pins, but are muxed out through the IOMUX. See the IOMUX manual for detailed information.

4.9.3 External Interface Module (EIM)

The following subsections provide information on the EIM. Maximum operating frequency for EIM data transfer is 104 MHz. Timing parameters in this section that are given as a function of register settings or clock periods are valid for the entire range of allowed frequencies (0–104 MHz).

4.9.3.1 EIM Interface Pads Allocation

EIM supports 32-bit, 16-bit and 8-bit devices operating in address/data separate or multiplexed modes. [Table 40](#) provides EIM interface pads allocation in different modes.

Table 40. EIM Internal Module Multiplexing¹

| Setup | Non Multiplexed Address/Data Mode | | | | | | | Multiplexed Address/Data mode | |
|--------------------------------|-----------------------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-------------------------------|-----------------------|
| | 8 Bit | | | | 16 Bit | | 32 Bit | 16 Bit | 32 Bit |
| | MUM = 0, DSZ = 100 | MUM = 0, DSZ = 101 | MUM = 0, DSZ = 110 | MUM = 0, DSZ = 111 | MUM = 0, DSZ = 001 | MUM = 0, DSZ = 010 | MUM = 0, DSZ = 011 | MUM = 1, DSZ = 001 | MUM = 1, DSZ = 011 |
| EIM_ADDR [15:00] | EIM_AD [15:00] | EIM_AD [15:00] | EIM_AD [15:00] | EIM_AD [15:00] | EIM_AD [15:00] | EIM_AD [15:00] | EIM_AD [15:00] | EIM_AD [15:00] | EIM_AD [15:00] |
| EIM_ADDR [25:16] | EIM_ADDR [25:16] | EIM_ADDR [25:16] | EIM_ADDR [25:16] | EIM_ADDR [25:16] | EIM_ADDR [25:16] | EIM_ADDR [25:16] | EIM_ADDR [25:16] | EIM_ADDR [25:16] | EIM_DATA [09:00] |
| EIM_DATA [07:00], EIM_EB0_B | EIM_DATA [07:00] | — | — | — | EIM_DATA [07:00] | — | EIM_DATA [07:00] | EIM_AD [07:00] | EIM_AD [07:00] |
| EIM_DATA [15:08], EIM_EB1_B | — | EIM_DATA [15:08] | — | — | EIM_DATA [15:08] | — | EIM_DATA [15:08] | EIM_AD [15:08] | EIM_AD [15:08] |
| EIM_DATA [23:16], EIM_EB2_B | — | — | EIM_DATA [23:16] | — | — | EIM_DATA [23:16] | EIM_DATA [23:16] | — | EIM_DATA [07:00] |
| EIM_DATA [31:24], EIM_EB3_B | — | — | — | EIM_DATA [31:24] | — | EIM_DATA [31:24] | EIM_DATA [31:24] | — | EIM_DATA [15:08] |

¹ For more information on configuration ports mentioned in this table, see the i.MX 6DualPlus/6QuadPlus reference manual (IMX6DQPRM).

4.9.3.2 General EIM Timing-Synchronous Mode

Figure 12, Figure 13, and Table 41 specify the timings related to the EIM module. All EIM output control signals may be asserted and deasserted by an internal clock synchronized to the EIM_BCLK rising edge according to corresponding assertion/negation control fields.



Figure 12. EIM Output Timing Diagram



Figure 13. EIM Input Timing Diagram

4.9.3.3 Examples of EIM Synchronous Accesses

Table 41. EIM Bus Timing Parameters

| ID | Parameter | Min ¹ | Max ¹ | Unit |
|-----|----------------------------------|-----------------------------|------------------|------|
| WE1 | EIM_BCLK cycle time ² | $t \times (k+1)$ | — | ns |
| WE2 | EIM_BCLK high level width | $0.4 \times t \times (k+1)$ | — | ns |
| WE3 | EIM_BCLK low level width | $0.4 \times t \times (k+1)$ | — | ns |

Table 41. EIM Bus Timing Parameters (continued)

| ID | Parameter | Min ¹ | Max ¹ | Unit |
|------|--------------------------------------|-------------------------------------|-------------------------------------|------|
| WE4 | Clock rise to address valid | $-0.5 \times t \times (k+1) - 1.25$ | $-0.5 \times t \times (k+1) + 2.25$ | ns |
| WE5 | Clock rise to address invalid | $0.5 \times t \times (k+1) - 1.25$ | $0.5 \times t \times (k+1) + 2.25$ | ns |
| WE6 | Clock rise to EIM_CSx_B valid | $-0.5 \times t \times (k+1) - 1.25$ | $-0.5 \times t \times (k+1) + 2.25$ | ns |
| WE7 | Clock rise to EIM_CSx_B invalid | $0.5 \times t \times (k+1) - 1.25$ | $0.5 \times t \times (k+1) + 2.25$ | ns |
| WE8 | Clock rise to EIM_WE_B valid | $-0.5 \times t \times (k+1) - 1.25$ | $-0.5 \times t \times (k+1) + 2.25$ | ns |
| WE9 | Clock rise to EIM_WE_B invalid | $0.5 \times t \times (k+1) - 1.25$ | $0.5 \times t \times (k+1) + 2.25$ | ns |
| WE10 | Clock rise to EIM_OE_B valid | $-0.5 \times t \times (k+1) - 1.25$ | $-0.5 \times t \times (k+1) + 2.25$ | ns |
| WE11 | Clock rise to EIM_OE_B invalid | $0.5 \times t \times (k+1) - 1.25$ | $0.5 \times t \times (k+1) + 2.25$ | ns |
| WE12 | Clock rise to EIM_EBx_B valid | $-0.5 \times t \times (k+1) - 1.25$ | $-0.5 \times t \times (k+1) + 2.25$ | ns |
| WE13 | Clock rise to EIM_EBx_B invalid | $0.5 \times t \times (k+1) - 1.25$ | $0.5 \times t \times (k+1) + 2.25$ | ns |
| WE14 | Clock rise to EIM_LBA_B valid | $-0.5 \times t \times (k+1) - 1.25$ | $-0.5 \times t \times (k+1) + 2.25$ | ns |
| WE15 | Clock rise to EIM_LBA_B invalid | $0.5 \times t \times (k+1) - 1.25$ | $0.5 \times t \times (k+1) + 2.25$ | ns |
| WE16 | Clock rise to output data valid | $-0.5 \times t \times (k+1) - 1.25$ | $-0.5 \times t \times (k+1) + 2.25$ | ns |
| WE17 | Clock rise to output data invalid | $0.5 \times t \times (k+1) - 1.25$ | $0.5 \times t \times (k+1) + 2.25$ | ns |
| WE18 | Input data setup time to clock rise | 2.3 | — | ns |
| WE19 | Input data hold time from clock rise | 2 | — | ns |
| WE20 | EIM_WAIT_B setup time to clock rise | 2 | — | ns |
| WE21 | EIM_WAIT_B hold time from clock rise | 2 | — | ns |

¹ k represents register setting BCD value.

² t is clock period (1/Freq). For 104 MHz, t = 9.165 ns.

Figure 14 to Figure 17 provide few examples of basic EIM accesses to external memory devices with the timing parameters mentioned previously for specific control parameters settings.



Figure 14. Synchronous Memory Read Access, WSC=1




Figure 15. Synchronous Memory, Write Access, WSC=1, WBEA=0 and WADV=0




Figure 16. Muxed Address/Data (A/D) Mode, Synchronous Write Access, WSC=6,ADVA=0, ADVN=1, and ADH=1

NOTE

In 32-bit muxed address/data (A/D) mode the 16 MSBs are driven on the data bus.




Figure 17. 16-Bit Muxed A/D Mode, Synchronous Read Access, WSC=7, RADVN=1, ADH=1, OEA=0

4.9.3.4 General EIM Timing-Asynchronous Mode

Figure 18 through Figure 22 and Table 42 provide timing parameters relative to the chip select (CS) state for asynchronous and DTACK EIM accesses with corresponding EIM bit fields and the timing parameters mentioned above.

Asynchronous read and write access length in cycles may vary from what is shown in Figure 18 through Figure 21 as RWSC, OEN & CSN is configured differently. See the i.MX 6DualPlus/6QuadPlus reference manual (IMX6DQPRM) for the EIM programming model.



Figure 18. Asynchronous Memory Read Access (RWSC = 5)



Figure 19. Asynchronous A/D Muxed Read Access (RWSC = 5)



Figure 20. Asynchronous Memory Write Access



Figure 21. Asynchronous A/D Muxed Write Access



Figure 22. DTACK Mode Read Access (DAP=0)

Electrical Characteristics




Figure 23. DTACK Mode Write Access (DAP=0)

Table 42. EIM Asynchronous Timing Parameters Relative to Chip Select^{1,2}

| Ref No. | Parameter | Determination by Synchronous measured parameters | Min | Max | Unit |
|-------------------|--|--|-------------------------------------|------------------------------------|------|
| WE31 | EIM_CSx_B valid to Address Valid | WE4-WE6-CSA×t | -3.5-CSA×t | 3.5-CSA×t | ns |
| WE32 | Address Invalid to EIM_CSx_B Invalid | WE7-WE5-CSN×t | -3.5-CSN×t | 3.5-CSN×t | ns |
| WE32A (muxed A/D) | EIM_CSx_B valid to Address Invalid | t+WE4-WE7+(ADVn+ADVA+1-CSA)×t | t-3.5+(ADVn+ADVA+1-CSA)×t | t+3.5+(ADVn+ADVA+1-CSA)×t | ns |
| WE33 | EIM_CSx_B Valid to EIM_WE_B Valid | WE8-WE6+(WEA-WCSA)×t | -3.5+(WEA-WCSA)×t | 3.5+(WEA-WCSA)×t | ns |
| WE34 | EIM_WE_B Invalid to EIM_CSx_B Invalid | WE7-WE9+(WEN-WCSN)×t | -3.5+(WEN-WCSN)×t | 3.5+(WEN-WCSN)×t | ns |
| WE35 | EIM_CSx_B Valid to EIM_OE_B Valid | WE10-WE6+(OEA-RCSA)×t | -3.5+(OEA-RCSA)×t | 3.5+(OEA-RCSA)×t | ns |
| WE35A (muxed A/D) | EIM_CSx_B Valid to EIM_OE_B Valid | WE10-WE6+(OEA+RADVN+RADVA+ADH+1-RCSA)×t | -3.5+(OEA+RADVN+RADVA+ADH+1-RCSA)×t | 3.5+(OEA+RADVN+RADVA+ADH+1-RCSA)×t | ns |
| WE36 | EIM_OE_B Invalid to EIM_CSx_B Invalid | WE7-WE11+(OEN-RCSN)×t | -3.5+(OEN-RCSN)×t | 3.5+(OEN-RCSN)×t | ns |
| WE37 | EIM_CSx_B Valid to EIM_EBx_B Valid (Read access) | WE12-WE6+(RBEA-RCSA)×t | -3.5+(RBEA-RCSA)×t | 3.5+(RBEA-RCSA)×t | ns |
| WE38 | EIM_EBx_B Invalid to EIM_CSx_B Invalid (Read access) | WE7-WE13+(RBEN-RCSN)×t | -3.5+(RBEN-RCSN)×t | 3.5+(RBEN-RCSN)×t | ns |
| WE39 | EIM_CSx_B Valid to EIM_LBA_B Valid | WE14-WE6+(ADVA-CSA)×t | -3.5+(ADVA-CSA)×t | 3.5+(ADVA-CSA)×t | ns |

Table 42. EIM Asynchronous Timing Parameters Relative to Chip Select^{1,2} (continued)

| Ref No. | Parameter | Determination by Synchronous measured parameters | Min | Max | Unit |
|-------------------|---|--|----------------------------------|---------------------------------|------|
| WE40 | EIM_LBA_B Invalid to EIM_CSx_B Invalid (ADVL is asserted) | WE7-WE15-CSN×t | -3.5-CSN×t | 3.5-CSN×t | ns |
| WE40A (muxed A/D) | EIM_CSx_B Valid to EIM_LBA_B Invalid | WE14-WE6+(ADVN+ADVA+1-CSA)×t | -3.5+(ADVN+ADVA+1-CSA)×t | 3.5+(ADVN+ADVA+1-CSA)×t | ns |
| WE41 | EIM_CSx_B Valid to Output Data Valid | WE16-WE6-WCSA×t | -3.5-WCSA×t | 3.5-WCSA×t | ns |
| WE41A (muxed A/D) | EIM_CSx_B Valid to Output Data Valid | WE16-WE6+(WADV N+WADVA+ADH+1-WCSA)×t | -3.5+(WADV N+WADVA+ADH+1-WCSA)×t | 3.5+(WADV N+WADVA+ADH+1-WCSA)×t | ns |
| WE42 | Output Data Invalid to EIM_CSx_B Invalid | WE17-WE7-CSN×t | -3.5-CSN×t | 3.5-CSN×t | ns |
| MAXCO | Output maximum delay from internal driving EIM_ADDRxx/control flip-flops to chip outputs. | 10 | — | 10 | ns |
| MAXCSO | Output maximum delay from internal chip selects driving flip-flops to EIM_CSx_B out. | 10 | — | 10 | ns |
| MAXDI | EIM_DATAxx MAXIMUM delay from chip input data to its internal flip-flop | 5 | — | 5 | ns |
| WE43 | Input Data Valid to EIM_CSx_B Invalid | MAXCO-MAXCSO+MAXDI | MAXCO-MAXCSO+MAXDI | — | ns |
| WE44 | EIM_CSx_B Invalid to Input Data Invalid | 0 | 0 | — | ns |
| WE45 | EIM_CSx_B Valid to EIM_EBx_B Valid (Write access) | WE12-WE6+(WBEA-WCSA)×t | -3.5+(WBEA-WCSA)×t | 3.5+(WBEA-WCSA)×t | ns |
| WE46 | EIM_EBx_B Invalid to EIM_CSx_B Invalid (Write access) | WE7-WE13+(WBEN-WCSN)×t | -3.5+(WBEN-WCSN)×t | 3.5+(WBEN-WCSN)×t | ns |
| MAXDTI | Maximum delay from EIM_DTACK_B input to its internal flip-flop + 2 cycles for synchronization | 10 | — | 10 | ns |
| WE47 | EIM_DTACK_B Active to EIM_CSx_B Invalid | MAXCO-MAXCSO+MAXDTI | MAXCO-MAXCSO+MAXDTI | — | ns |
| WE48 | EIM_CSx_B Invalid to EIM_DTACK_B invalid | 0 | 0 | — | ns |

¹ For more information on configuration parameters mentioned in this table, see the i.MX 6DualPlus/6QuadPlus reference manual (IMX6DQPRM).

Electrical Characteristics

² In this table:

- t means clock period from axi_clk frequency.
- CSA means register setting for WCSA when in write operations or RCSA when in read operations.
- CSN means register setting for WCSN when in write operations or RCSN when in read operations.
- ADVN means register setting for WADV when in write operations or RADVN when in read operations.
- ADVA means register setting for WADVA when in write operations or RADVA when in read operations.

4.10 Multi-Mode DDR Controller (MMDC)

The Multi-mode DDR Controller is a dedicated interface to DDR3/DDR3L/LPDDR2 SDRAM.

4.10.1 MMDC Compatibility with JEDEC-Compliant SDRAMs

The i.MX 6DualPlus/6QuadPlus MMDC supports the following memory types:

- LPDDR2 SDRAM compliant to JESD209-2B LPDDR2 JEDEC standard release June, 2009
- DDR3/DDR3L SDRAM compliant to JESD79-3D DDR3 JEDEC standard release April, 2008

MMDC operation with the standards stated above is contingent upon the board DDR design adherence to the DDR design and layout requirements stated in the *Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors (IMX6DQ6SDLHDG)*.

4.10.2 MMDC Supported DDR3/DDR3L/LPDDR2 Configurations

The table below shows the supported DDR3/DDR3L/LPDDR2 configurations:

Table 43. i.MX 6DualPlus/6QuadPlus Supported DDR3/DDR3L/LPDDR2 Configurations

| Parameter | LPDDR2 | DDR3 | DDR3L |
|-----------------|--------------------|--------------|--------------|
| Clock frequency | 400 MHz | 532 MHz | 532 MHz |
| Bus width | 32-bit per channel | 16/32/64-bit | 16/32/64-bit |
| Channel | Dual | Single | Single |
| Chip selects | 2 per channel | 2 | 2 |

4.11 General-Purpose Media Interface (GPMI) Timing

The i.MX 6DualPlus/6QuadPlus GPMI controller is a flexible interface NAND Flash controller with 8-bit data width, up to 200 MB/s I/O speed and individual chip select. It supports Asynchronous timing mode, Source Synchronous timing mode, and Samsung Toggle timing mode separately described in the following subsections.

4.11.1 Asynchronous Mode AC Timing (ONFI 1.0 Compatible)

Asynchronous mode AC timings are provided as multiplications of the clock cycle and fixed delay. The Maximum I/O speed of GPMI in Asynchronous mode is about 50 MB/s. Figure 24 through Figure 27 depict the relative timing between GPMI signals at the module level for different operations under Asynchronous mode. Table 44 describes the timing parameters (NF1–NF17) that are shown in the figures.



Figure 24. Command Latch Cycle Timing Diagram




Figure 25. Address Latch Cycle Timing Diagram




Figure 26. Write Data Latch Cycle Timing Diagram

Electrical Characteristics




Figure 27. Read Data Latch Cycle Timing Diagram (Non-EDO Mode)



Figure 28. Read Data Latch Cycle Timing Diagram (EDO Mode)

Table 44. Asynchronous Mode Timing Parameters¹

| ID | Parameter | Symbol | Timing T = GPMI Clock Cycle | | Unit |
|------|--------------------------|------------------|---|-----|------|
| | | | Min | Max | |
| NF1 | NAND_CLE setup time | tCLS | $(AS + DS) \times T - 0.12$ [see ^{2,3}] | | ns |
| NF2 | NAND_CLE hold time | tCLH | $DH \times T - 0.72$ [see ²] | | ns |
| NF3 | NAND_CEx_B setup time | tCS | $(AS + DS + 1) \times T$ [see ^{3,2}] | | ns |
| NF4 | NAND_CEx_B hold time | tCH | $(DH+1) \times T - 1$ [see ²] | | ns |
| NF5 | NAND_WE_B pulse width | tWP | $DS \times T$ [see ²] | | ns |
| NF6 | NAND_ALE setup time | tALS | $(AS + DS) \times T - 0.49$ [see ^{3,2}] | | ns |
| NF7 | NAND_ALE hold time | tALH | $(DH \times T - 0.42)$ [see ²] | | ns |
| NF8 | Data setup time | tDS | $DS \times T - 0.26$ [see ²] | | ns |
| NF9 | Data hold time | tDH | $DH \times T - 1.37$ [see ²] | | ns |
| NF10 | Write cycle time | tWC | $(DS + DH) \times T$ [see ²] | | ns |
| NF11 | NAND_WE_B hold time | tWH | $DH \times T$ [see ²] | | ns |
| NF12 | Ready to NAND_RE_B low | tRR ⁴ | $(AS + 2) \times T$ [see ^{3,2}] | — | ns |
| NF13 | NAND_RE_B pulse width | tRP | $DS \times T$ [see ²] | | ns |
| NF14 | READ cycle time | tRC | $(DS + DH) \times T$ [see ²] | | ns |
| NF15 | NAND_RE_B high hold time | tREH | $DH \times T$ [see ²] | | ns |

Table 44. Asynchronous Mode Timing Parameters¹ (continued)

| ID | Parameter | Symbol | Timing T = GPMI Clock Cycle | | Unit |
|------|--------------------|--------|------------------------------------|--|------|
| | | | Min | Max | |
| NF16 | Data setup on read | tDSR | — | $(DS \times T - 0.67)/18.38$ [see ^{5,6}]] | ns |
| NF17 | Data hold on read | tDHR | 0.82/11.83 [see ^{5,6}]] | — | ns |

¹ The GPMI asynchronous mode output timing can be controlled by the module's internal registers HW_GPMI_TIMING0_ADDRESS_SETUP, HW_GPMI_TIMING0_DATA_SETUP, and HW_GPMI_TIMING0_DATA_HOLD. This AC timing depends on these registers settings. In the table, AS/DS/DH represents each of these settings.

² AS minimum value can be 0, while DS/DH minimum value is 1.

³ T = GPMI clock period -0.075ns (half of maximum p-p jitter).

⁴ NF12 is met automatically by the design.

⁵ Non-EDO mode.

⁶ EDO mode, GPMI clock \approx 100 MHz
(AS=DS=DH=1, GPMI_CTL1 [RDN_DELAY] = 8, GPMI_CTL1 [HALF_PERIOD] = 0).

In EDO mode (Figure 28), NF16/NF17 are different from the definition in non-EDO mode (Figure 27). They are called tREA/tRHOH (NAND_RE_B access time/NAND_RE_B HIGH to output hold). The typical value for them are 16 ns (max for tREA)/15 ns (min for tRHOH) at 50 MB/s EDO mode. In EDO mode, GPMI will sample NAND_DATAxx at rising edge of delayed NAND_RE_B provided by an internal DPLL. The delay value can be controlled by GPMI_CTRL1.RDN_DELAY (see the GPMI chapter of the i.MX 6DualPlus/6QuadPlus reference manual (IMX6DQPRM)). The typical value of this control register is 0x8 at 50 MT/s EDO mode. However, if the board delay is large enough and cannot be ignored, the delay value should be made larger to compensate the board delay.

4.11.2 Source Synchronous Mode AC Timing (ONFI 2.x Compatible)

Figure 29 shows the write and read timing of Source Synchronous mode.



Figure 29. Source Synchronous Mode Command and Address Timing Diagram




Figure 30. Source Synchronous Mode Data Write Timing Diagram



Figure 31. Source Synchronous Mode Data Read Timing Diagram




Figure 32. NAND_DQS/NAND_DQ Read Valid Window

Table 45. Source Synchronous Mode Timing Parameters¹

| ID | Parameter | Symbol | Timing T = GPMI Clock Cycle | | Unit |
|------|--|--------|---|------|------|
| | | | Min | Max | |
| NF18 | NAND_CEx_B access time | tCE | $CE_DELAY \times T - 0.79$ [see ²] | | ns |
| NF19 | NAND_CEx_B hold time | tCH | $0.5 \times tCK - 0.63$ [see ²] | | ns |
| NF20 | Command/address NAND_DATAxx setup time | tCAS | $0.5 \times tCK - 0.05$ | | ns |
| NF21 | Command/address NAND_DATAxx hold time | tCAH | $0.5 \times tCK - 1.23$ | | ns |
| NF22 | clock period | tCK | — | | ns |
| NF23 | preamble delay | tPRE | $PRE_DELAY \times T - 0.29$ [see ²] | | ns |
| NF24 | postamble delay | tPOST | $POST_DELAY \times T - 0.78$ [see ²] | | ns |
| NF25 | NAND_CLE and NAND_ALE setup time | tCALs | $0.5 \times tCK - 0.86$ | | ns |
| NF26 | NAND_CLE and NAND_ALE hold time | tCALH | $0.5 \times tCK - 0.37$ | | ns |
| NF27 | NAND_CLK to first NAND_DQS latching transition | tDQSS | $T - 0.41$ [see ²] | | ns |
| NF28 | Data write setup | tDS | $0.25 \times tCK - 0.35$ | | — |
| NF29 | Data write hold | tDH | $0.25 \times tCK - 0.85$ | | — |
| NF30 | NAND_DQS/NAND_DQ read setup skew | tDQSQ | — | 2.06 | — |
| NF31 | NAND_DQS/NAND_DQ read hold skew | tQHS | — | 1.95 | — |

¹ The GPMI source synchronous mode output timing can be controlled by the module's internal registers GPMI_TIMING2_CE_DELAY, GPMI_TIMING2_PREAMBLE_DELAY, GPMI_TIMING2_POST_DELAY. This AC timing depends on these registers settings. In the table, CE_DELAY/PRE_DELAY/POST_DELAY represents each of these settings.

² T = tCK (GPMI clock period) - 0.075ns (half of maximum p-p jitter).

Figure 32 shows the timing diagram of NAND_DQS/NAND_DATAxx read valid window. For Source Synchronous mode, the typical value of tDQSQ is 0.85 ns (max) and 1 ns (max) for tQHS at 200MB/s. GPMI will sample NAND_DATA[7:0] at both rising and falling edge of a delayed NAND_DQS signal, which can be provided by an internal DPLL. The delay value can be controlled by GPMI register GPMI_READ_DDR_DLL_CTRL.SLV_DLY_TARGET (see the GPMI chapter of the i.MX 6DualPlus/6QuadPlus reference manual (IMX6DQPRM)). Generally, the typical delay value of this register is equal to 0x7 which means 1/4 clock cycle delay expected. However, if the board delay is large enough and cannot be ignored, the delay value should be made larger to compensate the board delay.

4.11.3 Samsung Toggle Mode AC Timing

4.11.3.1 Command and Address Timing

Samsung Toggle mode command and address timing is the same as ONFI 1.0 compatible Async mode AC timing. See [Section 4.11.1, “Asynchronous Mode AC Timing \(ONFI 1.0 Compatible\)”](#) for details.

4.11.3.2 Read and Write Timing



Figure 33. Samsung Toggle Mode Data Write Timing

Electrical Characteristics



Figure 34. Samsung Toggle Mode Data Read Timing

Table 46. Samsung Toggle Mode Timing Parameters¹

| ID | Parameter | Symbol | Timing T = GPML Clock Cycle | | Unit |
|------|--|--------|---|-----|------|
| | | | Min | Max | |
| NF1 | NAND_CLE setup time | tCLS | $(AS + DS) \times T - 0.12$ [see ^{2,3}] | | — |
| NF2 | NAND_CLE hold time | tCLH | $DH \times T - 0.72$ [see ²] | | — |
| NF3 | NAND_CEx_B setup time | tCS | $(AS + DS) \times T - 0.58$ [see ^{3,2}] | | — |
| NF4 | NAND_CEx_B hold time | tCH | $DH \times T - 1$ [see ²] | | — |
| NF5 | NAND_WE_B pulse width | tWP | $DS \times T$ [see ²] | | — |
| NF6 | NAND_ALE setup time | tALS | $(AS + DS) \times T - 0.49$ [see ^{3,2}] | | — |
| NF7 | NAND_ALE hold time | tALH | $DH \times T - 0.42$ [see ²] | | — |
| NF8 | Command/address NAND_DATAxx setup time | tCAS | $DS \times T - 0.26$ [see ²] | | — |
| NF9 | Command/address NAND_DATAxx hold time | tCAH | $DH \times T - 1.37$ [see ²] | | — |
| NF18 | NAND_CEx_B access time | tCE | $CE_DELAY \times T$ [see ^{4,2}] | — | ns |
| NF22 | clock period | tCK | — | — | ns |
| NF23 | preamble delay | tPRE | $PRE_DELAY \times T$ [see ^{5,2}] | — | ns |
| NF24 | postamble delay | tPOST | $POST_DELAY \times T + 0.43$ [see ²] | — | ns |

Table 46. Samsung Toggle Mode Timing Parameters¹ (continued)

| ID | Parameter | Symbol | Timing T = GPMI Clock Cycle | | Unit |
|------|----------------------------------|--------------------|--------------------------------|------|------|
| | | | Min | Max | |
| NF28 | Data write setup | tDS ⁶ | 0.25 × tCK - 0.32 | — | ns |
| NF29 | Data write hold | tDH ⁶ | 0.25 × tCK - 0.79 | — | ns |
| NF30 | NAND_DQS/NAND_DQ read setup skew | tDQSQ ⁷ | — | 3.18 | — |
| NF31 | NAND_DQS/NAND_DQ read hold skew | tQHS ⁷ | — | 3.27 | — |

¹ The GPMI toggle mode output timing can be controlled by the module's internal registers HW_GPMI_TIMING0_ADDRESS_SETUP, HW_GPMI_TIMING0_DATA_SETUP, and HW_GPMI_TIMING0_DATA_HOLD. This AC timing depends on these registers settings. In the table, AS/DS/DH represents each of these settings.

² AS minimum value can be 0, while DS/DH minimum value is 1.

³ T = tCK (GPMI clock period) - 0.075ns (half of maximum p-p jitter).

⁴ CE_DELAY represents HW_GPMI_TIMING2[CE_DELAY]. NF18 is met automatically by the design. Read/Write operation is started with enough time of ALE/CLE assertion to low level.

⁵ PRE_DELAY+1) ≥ (AS+DS).

⁶ Shown in Figure 30.

⁷ Shown in Figure 31.

Figure 32 shows the timing diagram of NAND_DQS/NAND_DATA_{xx} read valid window. For DDR Toggle mode, the typical value of tDQSQ is 1.4 ns (max) and 1.4 ns (max) for tQHS at 133 MB/s. GPMI will sample NAND_DATA[7:0] at both rising and falling edge of a delayed NAND_DQS signal, which is provided by an internal DPLL. The delay value of this register can be controlled by GPMI register GPMI_READ_DDR_DLL_CTRL.SLV_DLY_TARGET (see the GPMI chapter of the i.MX 6DualPlus/6QuadPlus reference manual (IMX6DQPRM)). Generally, the typical delay value is equal to 0x7 which means 1/4 clock cycle delay expected. However, if the board delay is large enough and cannot be ignored, the delay value should be made larger to compensate the board delay.

4.12 External Peripheral Interface Parameters

The following subsections provide information on external peripheral interfaces.

4.12.1 AUDMUX Timing Parameters

The AUDMUX provides a programmable interconnect logic for voice, audio, and data routing between internal serial interfaces (SSIs) and external serial interfaces (audio and voice codecs). The AC timing of AUDMUX external pins is governed by the SSI module. For more information, see the respective SSI electrical specifications found within this document.

4.12.2 ECSPI Timing Parameters

This section describes the timing parameters of the ECSPI block. The ECSPI has separate timing parameters for master and slave modes.

4.12.2.1 ECSPi Master Mode Timing

Figure 35 depicts the timing of ECSPi in master mode and Table 47 lists the ECSPi master mode timing characteristics.



Note: ECSPi_MOSI is always driven (not tri-stated) between actual data transmissions. This limits the ECSPi to be connected between a single master and a single slave.

Figure 35. ECSPi Master Mode Timing Diagram

Table 47. ECSPi Master Mode Timing Parameters

| ID | Parameter | Symbol | Min | Max | Unit | |
|------|--|-----------------|----------------------------|-----|------|----|
| CS1 | ECSPi_SCLK Cycle Time–Read | t_{clk} | 55 | — | ns | |
| | • Slow group ¹ | | 40 | | | |
| | • Fast group ² | | 15 | | | |
| CS2 | ECSPi_SCLK High or Low Time–Read | t_{sw} | 26 | — | ns | |
| | • Slow group ¹ | | 20 | | | |
| | • Fast group ² | | 7 | | | |
| CS3 | ECSPi_SCLK Rise or Fall ³ | $t_{RISE/FALL}$ | — | — | ns | |
| CS4 | ECSPi_SSx pulse width | t_{CSLH} | Half ECSPi_SCLK period | — | ns | |
| CS5 | ECSPi_SSx Lead Time (CS setup time) | t_{SCS} | Half ECSPi_SCLK period - 4 | — | ns | |
| CS6 | ECSPi_SSx Lag Time (CS hold time) | t_{HCS} | Half ECSPi_SCLK period - 2 | — | ns | |
| CS7 | ECSPi_MOSI Propagation Delay ($C_{LOAD} = 20$ pF) | t_{PDmosi} | -1 | 1 | ns | |
| CS8 | ECSPi_MISO Setup Time | t_{smiso} | 21.5 | — | ns | |
| | | | • Slow group ¹ | | | 16 |
| | | | • Fast group ² | | | |
| CS9 | ECSPi_MISO Hold Time | t_{Hmiso} | 0 | — | ns | |
| CS10 | ECSPi_RDY to ECSPi_SSx Time ⁴ | t_{SDRY} | 5 | — | ns | |

¹ ECSPi slow includes:

ECSPi1/DISPO_DAT22, ECSPi1/KEY_COL1, ECSPi1/CSi0_DAT6,
ECSPi2/EIM_OE, ECSPi2/ ECSPi2/CSi0_DAT10, ECSPi3/DISPO_DAT2

² ECSPi fast includes:

ECSPi1/EIM_D17, ECSPi4/EIM_D22, ECSPi5/SD2_DAT0, ECSPi5/SD1_DAT0

³ See specific I/O AC parameters Section 4.7, “I/O AC Parameters.”

⁴ ECSPi_RDY is sampled internally by ipg_clk and is asynchronous to all other CSPI signals.

4.12.2.2 ECSPi Slave Mode Timing

Figure 36 depicts the timing of ECSPi in slave mode and Table 48 lists the ECSPi slave mode timing characteristics.



Note: ECSPi_MISO is always driven (not tri-stated) between actual data transmissions. This limits the ECSPi to be connected between a single master and a single slave.

Figure 36. ECSPi Slave Mode Timing Diagram

Table 48. ECSPi Slave Mode Timing Parameters

| ID | Parameter | Symbol | Min | Max | Unit |
|-----|---|--------------|------------------------|----------|------|
| CS1 | ECSPi_SCLK Cycle Time–Read • Slow group ¹ • Fast group ² ECSPi_SCLK Cycle Time–Write | t_{clk} | 55 40 15 | — | ns |
| CS2 | ECSPi_SCLK High or Low Time–Read • Slow group ¹ • Fast group ² ECSPi_SCLK High or Low Time–Write | t_{sw} | 26 20 7 | — | ns |
| CS4 | ECSPi_SSx pulse width | t_{CSLH} | Half ECSPi_SCLK period | — | ns |
| CS5 | ECSPi_SSx Lead Time (CS setup time) | t_{SCS} | 5 | — | ns |
| CS6 | ECSPi_SSx Lag Time (CS hold time) | t_{HCS} | 5 | — | ns |
| CS7 | ECSPi_MOSI Setup Time | t_{Smosi} | 4 | — | ns |
| CS8 | ECSPi_MOSI Hold Time | t_{Hmosi} | 4 | — | ns |
| CS9 | ECSPi_MISO Propagation Delay ($C_{LOAD} = 20$ pF) • Slow group ¹ • Fast group ² | t_{PDmiso} | 4 | 25 17 | ns |

¹ ECSPi slow includes:

ECSPi1/DISP0_DAT22, ECSPi1/KEY_COL1, ECSPi1/CSI0_DAT6,
ECSPi2/EIM_OE, ECSPi2/DISP0_DAT17, ECSPi2/CSI0_DAT10, ECSPi3/DISP0_DAT2

² ECSPi fast includes:

ECSPi1/EIM_D17, ECSPi4/EIM_D22, ECSPi5/SD2_DAT0, ECSPi5/SD1_DAT0

4.12.3 Enhanced Serial Audio Interface (ESAI) Timing Parameters

The ESAI consists of independent transmitter and receiver sections, each section with its own clock generator. Table 49 shows the interface timing values. The number field in the table refers to timing signals found in Figure 37 and Figure 38.

Table 49. Enhanced Serial Audio Interface (ESAI) Timing

| ID | Parameter ^{1,2} | Symbol | Expression ² | Min | Max | Condition ³ | Unit |
|----|---|-------------|--|--------------|--------------|------------------------|------|
| 62 | Clock cycle ⁴ | t_{SSICC} | $4 \times T_C$ $4 \times T_C$ | 30.0 30.0 | — — | i ck i ck | ns |
| 63 | Clock high period: • For internal clock • For external clock | — — | $2 \times T_C - 9.0$ $2 \times T_C$ | 6 15 | — — | — — | ns |
| 64 | Clock low period: • For internal clock • For external clock | — — | $2 \times T_C - 9.0$ $2 \times T_C$ | 6 15 | — — | — — | ns |
| 65 | ESAI_RX_CLK rising edge to ESAI_RX_FS out (bl) high | — — | — — | — — | 19.0 7.0 | x ck i ck a | ns |
| 66 | ESAI_RX_CLK rising edge to ESAI_RX_FS out (bl) low | — — | — — | — — | 19.0 7.0 | x ck i ck a | ns |
| 67 | ESAI_RX_CLK rising edge to ESAI_RX_FS out (wr) high ⁵ | — — | — — | — — | 19.0 9.0 | x ck i ck a | ns |
| 68 | ESAI_RX_CLK rising edge to ESAI_RX_FS out (wr) low ⁵ | — — | — — | — — | 19.0 9.0 | x ck i ck a | ns |
| 69 | ESAI_RX_CLK rising edge to ESAI_RX_FS out (wl) high | — — | — — | — — | 19.0 6.0 | x ck i ck a | ns |
| 70 | ESAI_RX_CLK rising edge to ESAI_RX_FSout (wl) low | — — | — — | — — | 17.0 7.0 | x ck i ck a | ns |
| 71 | Data in setup time before ESAI_RX_CLK (serial clock in synchronous mode) falling edge | — — | — — | 12.0 19.0 | — — | x ck i ck | ns |
| 72 | Data in hold time after ESAI_RX_CLK falling edge | — — | — — | 3.5 9.0 | — — | x ck i ck | ns |
| 73 | ESAI_RX_FS input (bl, wr) high before ESAI_RX_CLK falling edge ⁵ | — — | — — | 2.0 19.0 | — — | x ck i ck a | ns |
| 74 | ESAI_RX_FS input (wl) high before ESAI_RX_CLK falling edge | — — | — — | 2.0 19.0 | — — | x ck i ck a | ns |
| 75 | ESAI_RX_FS input hold time after ESAI_RX_CLK falling edge | — — | — — | 2.5 8.5 | — — | x ck i ck a | ns |
| 78 | ESAI_TX_CLK rising edge to ESAI_TX_FS out (bl) high | — — | — — | — — | 19.0 8.0 | x ck i ck | ns |
| 79 | ESAI_TX_CLK rising edge to ESAI_TX_FS out (bl) low | — — | — — | — — | 20.0 10.0 | x ck i ck | ns |
| 80 | ESAI_TX_CLK rising edge to ESAI_TX_FS out (wr) high ⁵ | — — | — — | — — | 20.0 10.0 | x ck i ck | ns |

Table 49. Enhanced Serial Audio Interface (ESAI) Timing (continued)

| ID | Parameter ^{1,2} | Symbol | Expression ² | Min | Max | Condition ³ | Unit |
|----|---|--------|-------------------------|-------------|--------------|------------------------|------|
| 81 | ESAI_TX_CLK rising edge to ESAI_TX_FS out (wr) low ⁵ | — — | — — | — — | 22.0 12.0 | x ck i ck | ns |
| 82 | ESAI_TX_CLK rising edge to ESAI_TX_FS out (wl) high | — — | — — | — — | 19.0 9.0 | x ck i ck | ns |
| 83 | ESAI_TX_CLK rising edge to ESAI_TX_FS out (wl) low | — — | — — | — — | 20.0 10.0 | x ck i ck | ns |
| 84 | ESAI_TX_CLK rising edge to data out enable from high impedance | — — | — — | — — | 22.0 17.0 | x ck i ck | ns |
| 86 | ESAI_TX_CLK rising edge to data out valid | — — | — — | — — | 19.0 13.0 | x ck i ck | ns |
| 87 | ESAI_TX_CLK rising edge to data out high impedance ⁶⁷ | — — | — — | — — | 21.0 16.0 | x ck i ck | ns |
| 89 | ESAI_TX_FS input (bl, wr) setup time before ESAI_TX_CLK falling edge ⁵ | — — | — — | 2.0 18.0 | — — | x ck i ck | ns |
| 90 | ESAI_TX_FS input (wl) setup time before ESAI_TX_CLK falling edge | — — | — — | 2.0 18.0 | — — | x ck i ck | ns |
| 91 | ESAI_TX_FS input hold time after ESAI_TX_CLK falling edge | — — | — — | 4.0 5.0 | — — | x ck i ck | ns |
| 95 | ESAI_RX_HF_CLK/ESAI_TX_HF_CLK clock cycle | — | $2 \times T_C$ | 15 | — | — | ns |
| 96 | ESAI_TX_HF_CLK input rising edge to ESAI_TX_CLK output | — | — | — | 18.0 | — | ns |
| 97 | ESAI_RX_HF_CLK input rising edge to ESAI_RX_CLK output | — | — | — | 18.0 | — | ns |

- ¹ i ck = internal clock
x ck = external clock
i ck a = internal clock, asynchronous mode
(asynchronous implies that ESAI_TX_CLK and ESAI_RX_CLK are two different clocks)
i ck s = internal clock, synchronous mode
(synchronous implies that ESAI_TX_CLK and ESAI_RX_CLK are the same clock)

- ² bl = bit length
wl = word length
wr = word length relative

- ³ ESAI_TX_CLK(ESAI_TX_CLK pin) = transmit clock
ESAI_RX_CLK(ESAI_RX_CLK pin) = receive clock
ESAI_TX_FS(ESAI_TX_FS pin) = transmit frame sync
ESAI_RX_FS(ESAI_RX_FS pin) = receive frame sync
ESAI_TX_HF_CLK(ESAI_TX_HF_CLK pin) = transmit high frequency clock
ESAI_RX_HF_CLK(ESAI_RX_HF_CLK pin) = receive high frequency clock

- ⁴ For the internal clock, the external clock cycle is defined by l_{cy}c and the ESAI control register.

- ⁵ The word-relative frame sync signal waveform relative to the clock operates in the same manner as the bit-length frame sync signal waveform, but it spreads from one serial clock before the first bit clock (like the bit length frame sync signal), until the second-to-last bit clock of the first word in the frame.

- ⁶ Periodically sampled and not 100% tested.



Figure 37. ESAI Transmitter Timing




Figure 38. ESAI Receiver Timing

4.12.4 Ultra High Speed SD/SDIO/MMC Host Interface (uSDHC) AC Timing

This section describes the electrical information of the uSDHC, which includes SD/eMMC4.3 (Single Data Rate) timing and eMMC4.4/4.1 (Dual Data Rate) timing.

4.12.4.1 SD/eMMC4.3 (Single Data Rate) AC Timing

Figure 39 depicts the timing of SD/eMMC4.3, and Table 50 lists the SD/eMMC4.3 timing characteristics.



Figure 39. SD/eMMC4.3 Timing

Table 50. SD/eMMC4.3 Interface Timing Specification

| ID | Parameter | Symbols | Min | Max | Unit |
|---|---|------------|------|-------|------|
| Card Input Clock | | | | | |
| SD1 | Clock Frequency (Low Speed) | f_{PP}^1 | 0 | 400 | kHz |
| | Clock Frequency (SD/SDIO Full Speed/High Speed) | f_{PP}^2 | 0 | 25/50 | MHz |
| | Clock Frequency (MMC Full Speed/High Speed) | f_{PP}^3 | 0 | 20/52 | MHz |
| | Clock Frequency (Identification Mode) | f_{OD} | 100 | 400 | kHz |
| SD2 | Clock Low Time | t_{WL} | 7 | — | ns |
| SD3 | Clock High Time | t_{WH} | 7 | — | ns |
| SD4 | Clock Rise Time | t_{TLH} | — | 3 | ns |
| SD5 | Clock Fall Time | t_{THL} | — | 3 | ns |
| eSDHC Output/Card Inputs SD_CMD, SD_DATAx (Reference to SDx_CLK) | | | | | |
| SD6 | eSDHC Output Delay | t_{OD} | -6.6 | 3.6 | ns |

Table 50. SD/eMMC4.3 Interface Timing Specification (continued)

| ID | Parameter | Symbols | Min | Max | Unit |
|---|------------------------------------|-----------|-----|-----|------|
| eSDHC Input/Card Outputs SD_CMD, SD_DATAx (Reference to SDx_CLK) | | | | | |
| SD7 | eSDHC Input Setup Time | t_{ISU} | 2.5 | — | ns |
| SD8 | eSDHC Input Hold Time ⁴ | t_{IH} | 1.5 | — | ns |

¹ In low speed mode, card clock must be lower than 400 kHz, voltage ranges from 2.7 to 3.6 V.

² In normal (full) speed mode for SD/SDIO card, clock frequency can be any value between 0–25 MHz. In high-speed mode, clock frequency can be any value between 0–50 MHz.

³ In normal (full) speed mode for MMC card, clock frequency can be any value between 0–20 MHz. In high-speed mode, clock frequency can be any value between 0–52 MHz.

⁴To satisfy hold timing, the delay difference between clock input and cmd/data input must not exceed 2 ns.

4.12.4.2 eMMC4.4/4.41 (Dual Data Rate) eSDHCv3 AC Timing

Figure 40 depicts the timing of eMMC4.4/4.41. Table 51 lists the eMMC4.4/4.41 timing characteristics. Be aware that only SDx_DATAx is sampled on both edges of the clock (not applicable to SD_CMD).



Figure 40. eMMC4.4/4.41 Timing

Table 51. eMMC4.4/4.41 Interface Timing Specification

| ID | Parameter | Symbols | Min | Max | Unit |
|--|-------------------------------|-----------|-----|-----|------|
| Card Input Clock¹ | | | | | |
| SD1 | Clock Frequency (EMMC4.4 DDR) | f_{PP} | 0 | 52 | MHz |
| SD1 | Clock Frequency (SD3.0 DDR) | f_{PP} | 0 | 50 | MHz |
| uSDHC Output / Card Inputs SD_CMD, SD_DATAx (Reference to SD_CLK) | | | | | |
| SD2 | uSDHC Output Delay | t_{OD} | 2.8 | 6.8 | ns |
| uSDHC Input / Card Outputs SD_CMD, SD_DATAx (Reference to SD_CLK) | | | | | |
| SD3 | uSDHC Input Setup Time | t_{ISU} | 1.7 | — | ns |
| SD4 | uSDHC Input Hold Time | t_{IH} | 1.5 | — | ns |

¹ Clock duty cycle will be in the range of 47% to 53%.

4.12.4.3 SDR50/SDR104 AC Timing

Figure 41 depicts the timing of SDR50/SDR104, and Table 52 lists the SDR50/SDR104 timing characteristics.



Figure 41. SDR50/SDR104 Timing

Table 52. SDR50/SDR104 Interface Timing Specification

| ID | Parameter | Symbols | Min | Max | Unit |
|--|-------------------------|-----------|-----------------------|-----------------------|------|
| Card Input Clock | | | | | |
| SD1 | Clock Frequency Period | t_{CLK} | 4.8 | — | ns |
| SD2 | Clock Low Time | t_{CL} | $0.46 \times t_{CLK}$ | $0.54 \times t_{CLK}$ | ns |
| SD3 | Clock High Time | t_{CH} | $0.46 \times t_{CLK}$ | $0.54 \times t_{CLK}$ | ns |
| uSDHC Output/Card Inputs SD_CMD, SDx_DATAx in SDR50 (Reference to SDx_CLK) | | | | | |
| SD4 | uSDHC Output Delay | t_{OD} | -3 | 1 | ns |
| uSDHC Output/Card Inputs SD_CMD, SDx_DATAx in SDR104 (Reference to SDx_CLK) | | | | | |
| SD5 | uSDHC Output Delay | t_{OD} | -1.6 | 0.74 | ns |
| uSDHC Input/Card Outputs SD_CMD, SDx_DATAx in SDR50 (Reference to SDx_CLK) | | | | | |
| SD6 | uSDHC Input Setup Time | t_{ISU} | 2.5 | — | ns |
| SD7 | uSDHC Input Hold Time | t_{IH} | 1.5 | — | ns |
| uSDHC Input/Card Outputs SD_CMD, SDx_DATAx in SDR104 (Reference to SDx_CLK)¹ | | | | | |
| SD8 | Card Output Data Window | t_{ODW} | $0.5 \times t_{CLK}$ | — | ns |

¹Data window in SDR100 mode is variable.

4.12.4.4 Bus Operation Condition for 3.3 V and 1.8 V Signaling

Signaling level of SD/eMMC4.3 and eMMC4.4/4.41 modes is 3.3 V. Signaling level of SDR104/SDR50 mode is 1.8 V. The DC parameters for the NVCC_SD1, NVCC_SD2, and NVCC_SD3 supplies are identical to those shown in [Table 22, “GPIO I/O DC Parameters,”](#) on page 40.

4.12.5 Ethernet Controller (ENET) AC Electrical Specifications

4.12.5.1 ENET MII Mode Timing

This subsection describes MII receive, transmit, asynchronous inputs, and serial management signal timings.

4.12.5.1.1 MII Receive Signal Timing (ENET_RX_DATA3,2,1,0, ENET_RX_EN, ENET_RX_ER, and ENET_RX_CLK)

The receiver functions correctly up to an ENET_RX_CLK maximum frequency of 25 MHz + 1%. There is no minimum frequency requirement. Additionally, the processor clock frequency must exceed twice the ENET_RX_CLK frequency.

[Figure 42](#) shows MII receive signal timings. [Table 53](#) describes the timing parameters (M1–M4) shown in the figure.




Figure 42. MII Receive Signal Timing Diagram

Table 53. MII Receive Signal Timing

| ID | Characteristic ¹ | Min | Max | Unit |
|----|--|-----|-----|--------------------|
| M1 | ENET_RX_DATA3,2,1,0, ENET_RX_EN, ENET_RX_ER to ENET_RX_CLK setup | 5 | — | ns |
| M2 | ENET_RX_CLK to ENET_RX_DATA3,2,1,0, ENET_RX_EN, ENET_RX_ER hold | 5 | — | ns |
| M3 | ENET_RX_CLK pulse width high | 35% | 65% | ENET_RX_CLK period |
| M4 | ENET_RX_CLK pulse width low | 35% | 65% | ENET_RX_CLK period |

¹ ENET_RX_EN, ENET_RX_CLK, and ENET0_RXD0 have the same timing in 10 Mbps 7-wire interface mode.

4.12.5.1.2 MII Transmit Signal Timing (ENET_TX_DATA3,2,1,0, ENET_TX_EN, ENET_TX_ER, and ENET_TX_CLK)

The transmitter functions correctly up to an ENET_TX_CLK maximum frequency of 25 MHz + 1%. There is no minimum frequency requirement. Additionally, the processor clock frequency must exceed twice the ENET_TX_CLK frequency.

Figure 43 shows MII transmit signal timings. Table 54 describes the timing parameters (M5–M8) shown in the figure.



Figure 43. MII Transmit Signal Timing Diagram

Table 54. MII Transmit Signal Timing

| ID | Characteristic ¹ | Min | Max | Unit |
|----|--|-----|-----|--------------------|
| M5 | ENET_TX_CLK to ENET_TX_DATA3,2,1,0, ENET_TX_EN, ENET_TX_ER invalid | 5 | — | ns |
| M6 | ENET_TX_CLK to ENET_TX_DATA3,2,1,0, ENET_TX_EN, ENET_TX_ER valid | — | 20 | ns |
| M7 | ENET_TX_CLK pulse width high | 35% | 65% | ENET_TX_CLK period |
| M8 | ENET_TX_CLK pulse width low | 35% | 65% | ENET_TX_CLK period |

¹ ENET_TX_EN, ENET_TX_CLK, and ENET0_TXD0 have the same timing in 10-Mbps 7-wire interface mode.

4.12.5.1.3 MII Asynchronous Inputs Signal Timing (ENET_CRS and ENET_COL)

Figure 44 shows MII asynchronous input timings. Table 55 describes the timing parameter (M9) shown in the figure.



Figure 44. MII Async Inputs Timing Diagram

Table 55. MII Asynchronous Inputs Signal Timing


| ID | Characteristic | Min | Max | Unit |
|-----------------|--|-----|-----|--------------------|
| M9 ¹ | ENET_CRS to ENET_COL minimum pulse width | 1.5 | — | ENET_TX_CLK period |

¹ ENET_COL has the same timing in 10-Mbit 7-wire interface mode.

4.12.5.1.4 MII Serial Management Channel Timing (ENET_MDIO and ENET_MDC)

The MDC frequency is designed to be equal to or less than 2.5 MHz to be compatible with the IEEE 802.3 MII specification. However the ENET can function correctly with a maximum MDC frequency of 15 MHz.

Figure 45 shows MII asynchronous input timings. Table 56 describes the timing parameters (M10–M15) shown in the figure.

**Figure 45. MII Serial Management Channel Timing Diagram****Table 56. MII Serial Management Channel Timing**

| ID | Characteristic | Min | Max | Unit |
|-----|---|-----|-----|-----------------|
| M10 | ENET_MDC falling edge to ENET_MDIO output invalid (minimum propagation delay) | 0 | — | ns |
| M11 | ENET_MDC falling edge to ENET_MDIO output valid (maximum propagation delay) | — | 5 | ns |
| M12 | ENET_MDIO (input) to ENET_MDC rising edge setup | 18 | — | ns |
| M13 | ENET_MDIO (input) to ENET_MDC rising edge hold | 0 | — | ns |
| M14 | ENET_MDC pulse width high | 40% | 60% | ENET_MDC period |
| M15 | ENET_MDC pulse width low | 40% | 60% | ENET_MDC period |

4.12.5.2 RMII Mode Timing

In RMII mode, ENET_CLK is used as the REF_CLK, which is a 50 MHz ± 50 ppm continuous reference clock. ENET_RX_EN is used as the ENET_RX_EN in RMII. Other signals under RMII mode include ENET_TX_EN, ENET0_TXD[1:0], ENET_RXD[1:0] and ENET_RX_ER.

Figure 46 shows RMII mode timings. Table 57 describes the timing parameters (M16–M21) shown in the figure.



Figure 46. RMII Mode Signal Timing Diagram

Table 57. RMII Signal Timing

| ID | Characteristic | Min | Max | Unit |
|-----|---|-----|------|-----------------|
| M16 | ENET_CLK pulse width high | 35% | 65% | ENET_CLK period |
| M17 | ENET_CLK pulse width low | 35% | 65% | ENET_CLK period |
| M18 | ENET_CLK to ENET0_TXD[1:0], ENET_TX_EN invalid | 4 | — | ns |
| M19 | ENET_CLK to ENET0_TXD[1:0], ENET_TX_EN valid | — | 13.5 | ns |
| M20 | ENET_RXD[1:0], ENET_RX_EN(ENET_RX_EN), ENET_RX_ER to ENET_CLK setup | 4 | — | ns |
| M21 | ENET_CLK to ENET_RXD[1:0], ENET_RX_EN, ENET_RX_ER hold | 2 | — | ns |

4.12.5.3 RGMII Signal Switching Specifications

The following timing specifications meet the requirements for RGMII interfaces for a range of transceiver devices.

Table 58. RGMII Signal Switching Specifications¹

| Symbol | Description | Min | Max | Unit |
|--------------------------|--|------|------|------|
| T_{cyc} ² | Clock cycle duration | 7.2 | 8.8 | ns |
| T_{skewT} ³ | Data to clock output skew at transmitter | -100 | 900 | ps |
| T_{skewR} ³ | Data to clock input skew at receiver | 1 | 2.6 | ns |
| Duty_G ⁴ | Duty cycle for Gigabit | 45 | 55 | % |
| Duty_T ⁴ | Duty cycle for 10/100T | 40 | 60 | % |
| Tr/Tf | Rise/fall time (20–80%) | — | 0.75 | ns |

¹ The timings assume the following configuration:

DDR_SEL = (11)b

DSE (drive-strength) = (111)b

² For 10 Mbps and 100 Mbps, T_{cyc} will scale to 400 ns \pm 40 ns and 40 ns \pm 4 ns respectively.

³ For all versions of RGMII prior to 2.0; This implies that PC board design will require clocks to be routed such that an additional delay of greater than 1.2 ns and less than 1.7 ns will be added to the associated clock signal. For 10/100, the max value is unspecified.

⁴ Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domain as long as minimum duty cycle is not violated and stretching occurs for no more than three T_{cyc} of the lowest speed transitioned between.



Figure 47. RGMII Transmit Signal Timing Diagram Original




Figure 48. RGMII Receive Signal Timing Diagram Original




Figure 49. RGMII Receive Signal Timing Diagram with Internal Delay

4.12.6 Flexible Controller Area Network (FlexCAN) AC Electrical Specifications

The Flexible Controller Area Network (FlexCAN) module is a communication controller implementing the CAN protocol according to the CAN 2.0B protocol specification. The processor has two CAN modules available for systems design. Tx and Rx ports for both modules are multiplexed with other I/O pins. See the IOMUXC chapter of the i.MX 6DualPlus/6QuadPlus reference manual (IMX6DQPRM) to see which pins expose Tx and Rx pins; these ports are named FLEXCAN_TX and FLEXCAN_RX, respectively.

4.12.7 HDMI Module Timing Parameters

4.12.7.1 Latencies and Timing Information

Power-up time (time between TX_PWRON assertion and TX_READY assertion) for the HDMI 3D Tx PHY while operating with the slowest input reference clock supported (13.5 MHz) is 3.35 ms.

Power-up time for the HDMI 3D Tx PHY while operating with the fastest input reference clock supported (340 MHz) is 133 μ s.

4.12.7.2 Electrical Characteristics

The table below provides electrical characteristics for the HDMI 3D Tx PHY. The following three figures illustrate various definitions and measurement conditions specified in the table below.



Figure 50. Driver Measuring Conditions



Figure 51. Driver Definitions



Figure 52. Source Termination

Table 59. Electrical Characteristics

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|--------------------------------------|----------------------------|-----------|------|-----|------|------|
| Operating conditions for HDMI | | | | | | |
| avddtmds | Termination supply voltage | — | 3.15 | 3.3 | 3.45 | V |

Table 59. Electrical Characteristics (continued)

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|---------------------------------------|---|--|-------------------------------|-----|------------------------------|---------------|
| R_T | Termination resistance | — | 45 | 50 | 55 | Ω |
| TMDS drivers DC specifications | | | | | | |
| V_{OFF} | Single-ended standby voltage | $R_T = 50 \Omega$ For measurement conditions and definitions, see the first two figures above. Compliance point TP1 as defined in the HDMI specification, version 1.3a, section 4.2.4. | $avddtm\pm \pm 10 \text{ mV}$ | | | mV |
| V_{SWING} | Single-ended output swing voltage | | 400 | — | 600 | mV |
| V_H | Single-ended output high voltage For definition, see the second figure above. | If attached sink supports TMDSCCLK < or = 165 MHz | $avddtm\pm \pm 10 \text{ mV}$ | | | mV |
| | | If attached sink supports TMDSCCLK > 165 MHz | $avddtm\pm - 200 \text{ mV}$ | — | $avddtm\pm + 10 \text{ mV}$ | mV |
| V_L | Single-ended output low voltage For definition, see the second figure above. | If attached sink supports TMDSCCLK < or = 165 MHz | $avddtm\pm - 600 \text{ mV}$ | — | $avddtm\pm - 400 \text{ mV}$ | mV |
| | | If attached sink supports TMDSCCLK > 165 MHz | $avddtm\pm - 700 \text{ mV}$ | — | $avddtm\pm - 400 \text{ mV}$ | mV |
| R_{TERM} | Differential source termination load (inside HDMI 3D Tx PHY) Although the HDMI 3D Tx PHY includes differential source termination, the user-defined value is set for each single line (for illustration, see the third figure above). Note: R_{TERM} can also be configured to be open and not present on TMDS channels. | — | 50 | — | 200 | Ω |
| Hot plug detect specifications | | | | | | |
| HPD_{VH} | Hot plug detect high range | — | 2.0 | — | 5.3 | V |
| V_{HPD}_{VL} | Hot plug detect low range | — | 0 | — | 0.8 | V |
| HPD_Z | Hot plug detect input impedance | — | 10 | — | — | k Ω |
| HPD_t | Hot plug detect time delay | — | — | — | 100 | μs |

4.12.8 Switching Characteristics

Table 60 describes switching characteristics for the HDMI 3D Tx PHY. Figure 53 to Figure 57 illustrate various parameters specified in table.

NOTE

All dynamic parameters related to the TMDS line drivers' performance imply the use of assembly guidelines.



Figure 53. TMDSClock Signal Definitions



Figure 54. Eye Diagram Mask Definition for HDMI Driver Signal Specification at TP1



Figure 55. Intra-Pair Skew Definition

Electrical Characteristics



Figure 56. Inter-Pair Skew Definition



Figure 57. TMDs Output Signals Rise and Fall Time Definition

Table 60. Switching Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|------------------------------------|--------------------------------------|--|------|-----|--------|------|
| TMDs Drivers Specifications | | | | | | |
| — | Maximum serial data rate | — | — | — | 3.4 | Gbps |
| F_{TMDsCLK} | TMDsCLK frequency | On TMDsCLKP/N outputs | 25 | — | 340 | MHz |
| P_{TMDsCLK} | TMDsCLK period | $RL = 50 \Omega$ See Figure 53. | 2.94 | — | 40 | ns |
| t_{CDC} | TMDsCLK duty cycle | $t_{\text{CDC}} = t_{\text{CPH}} / P_{\text{TMDsCLK}}$ $RL = 50 \Omega$ See Figure 53. | 40 | 50 | 60 | % |
| t_{CPH} | TMDsCLK high time | $RL = 50 \Omega$ See Figure 53. | 4 | 5 | 6 | UI |
| t_{CPL} | TMDsCLK low time | $RL = 50 \Omega$ See Figure 53. | 4 | 5 | 6 | UI |
| — | TMDsCLK jitter ¹ | $RL = 50 \Omega$ | — | — | 0.25 | UI |
| $t_{\text{SK(p)}}$ | Intra-pair (pulse) skew | $RL = 50 \Omega$ See Figure 55. | — | — | 0.15 | UI |
| $t_{\text{SK(pp)}}$ | Inter-pair skew | $RL = 50 \Omega$ See Figure 56. | — | — | 1 | UI |
| t_{R} | Differential output signal rise time | 20–80% $RL = 50 \Omega$ See Figure 57. | 75 | — | 0.4 UI | ps |

Table 60. Switching Characteristics (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|--------------------------------------|--|-----|-----|--------|------|
| t_f | Differential output signal fall time | 20–80% RL = 50 Ω See Figure 57. | 75 | — | 0.4 UI | ps |
| — | Differential signal overshoot | Referred to $2x V_{SWING}$ | — | — | 15 | % |
| — | Differential signal undershoot | Referred to $2x V_{SWING}$ | — | — | 25 | % |
| Data and Control Interface Specifications | | | | | | |
| $t_{Power-up}^2$ | HDMI 3D Tx PHY power-up time | From power-down to HSI_TX_READY assertion | — | — | 3.35 | ms |

¹ Relative to ideal recovery clock, as specified in the HDMI specification, version 1.4a, section 4.2.3.

² For information about latencies and associated timings, see Section 4.12.7.1, “Latencies and Timing Information.”

4.12.9 I²C Module Timing Parameters

This section describes the timing parameters of the I²C module. Figure 58 depicts the timing of I²C module, and Table 61 lists the I²C module timing characteristics.

Figure 58. I²C Bus TimingTable 61. I²C Module Timing Parameters

| ID | Parameter | Standard Mode | | Fast Mode | | Unit |
|-----|--|----------------|-------------------|------------------|------------------|---------|
| | | Min | Max | Min | Max | |
| IC1 | I2Cx_SCL cycle time | 10 | — | 2.5 | — | μ s |
| IC2 | Hold time (repeated) START condition | 4.0 | — | 0.6 | — | μ s |
| IC3 | Set-up time for STOP condition | 4.0 | — | 0.6 | — | μ s |
| IC4 | Data hold time | 0 ¹ | 3.45 ² | 0 ¹ | 0.9 ² | μ s |
| IC5 | HIGH Period of I2Cx_SCL Clock | 4.0 | — | 0.6 | — | μ s |
| IC6 | LOW Period of the I2Cx_SCL Clock | 4.7 | — | 1.3 | — | μ s |
| IC7 | Set-up time for a repeated START condition | 4.7 | — | 0.6 | — | μ s |
| IC8 | Data set-up time | 250 | — | 100 ³ | — | ns |

Table 61. I²C Module Timing Parameters (continued)

| ID | Parameter | Standard Mode | | Fast Mode | | Unit |
|------|--|---------------|------|-----------------|-----|------|
| | | Min | Max | Min | Max | |
| IC9 | Bus free time between a STOP and START condition | 4.7 | — | 1.3 | — | μs |
| IC10 | Rise time of both I2Cx_SDA and I2Cx_SCL signals | — | 1000 | $20 + 0.1C_b^4$ | 300 | ns |
| IC11 | Fall time of both I2Cx_SDA and I2Cx_SCL signals | — | 300 | $20 + 0.1C_b^4$ | 300 | ns |
| IC12 | Capacitive load for each bus line (C_b) | — | 400 | — | 400 | pF |

¹ A device must internally provide a hold time of at least 300 ns for I2Cx_SDA signal to bridge the undefined region of the falling edge of I2Cx_SCL.

² The maximum hold time has only to be met if the device does not stretch the LOW period (ID no IC5) of the I2Cx_SCL signal.

³ A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement of Set-up time (ID No IC7) of 250 ns must be met. This automatically is the case if the device does not stretch the LOW period of the I2Cx_SCL signal. If such a device does stretch the LOW period of the I2Cx_SCL signal, it must output the next data bit to the I2Cx_SDA line $\text{max_rise_time (IC9) + data_setup_time (IC7) = 1000 + 250 = 1250 ns}$ (according to the Standard-mode I2C-bus specification) before the I2Cx_SCL line is released.

⁴ C_b = total capacitance of one bus line in pF.

4.12.10 Image Processing Unit (IPU) Module Parameters

The purpose of the IPU is to provide comprehensive support for the flow of data from an image sensor and/or to a display device. This support covers all aspects of these activities:

- Connectivity to relevant devices—cameras, displays, graphics accelerators, and TV encoders.
- Related image processing and manipulation: sensor image signal processing, display processing, image conversions, and other related functions.
- Synchronization and control capabilities, such as avoidance of tearing artifacts.

4.12.10.1 IPU Sensor Interface Signal Mapping

The IPU supports a number of sensor input formats. Table 62 defines the mapping of the Sensor Interface Pins used for various supported interface formats.

Table 62. Camera Input Signal Cross Reference, Format, and Bits Per Cycle

| Signal Name ¹ | RGB565 8 bits 2 cycles | RGB565 ² 8 bits 3 cycles | RGB666 ³ 8 bits 3 cycles | RGB888 8 bits 3 cycles | YCbCr ⁴ 8 bits 2 cycles | RGB565 ⁵ 16 bits 1 cycle | YCbCr ⁶ 16 bits 1 cycle | YCbCr ⁷ 16 bits 1 cycle | YCbCr ⁸ 20 bits 1 cycle |
|--------------------------|------------------------------|---|---|------------------------------|--|---|--|--|--|
| IPUx_CSIX_DATA00 | — | — | — | — | — | — | — | 0 | C[0] |
| IPUx_CSIX_DATA01 | — | — | — | — | — | — | — | 0 | C[1] |
| IPUx_CSIX_DATA02 | — | — | — | — | — | — | — | C[0] | C[2] |
| IPUx_CSIX_DATA03 | — | — | — | — | — | — | — | C[1] | C[3] |
| IPUx_CSIX_DATA04 | — | — | — | — | — | B[0] | C[0] | C[2] | C[4] |
| IPU2_CSIX_DATA_05 | — | — | — | — | — | B[1] | C[1] | C[3] | C[5] |
| IPUx_CSIX_DATA06 | — | — | — | — | — | B[2] | C[2] | C[4] | C[6] |
| IPUx_CSIX_DATA07 | — | — | — | — | — | B[3] | C[3] | C[5] | C[7] |
| IPUx_CSIX_DATA08 | — | — | — | — | — | B[4] | C[4] | C[6] | C[8] |
| IPUx_CSIX_DATA09 | — | — | — | — | — | G[0] | C[5] | C[7] | C[9] |
| IPUx_CSIX_DATA10 | — | — | — | — | — | G[1] | C[6] | 0 | Y[0] |
| IPUx_CSIX_DATA11 | — | — | — | — | — | G[2] | C[7] | 0 | Y[1] |
| IPUx_CSIX_DATA12 | B[0], G[3] | R[2],G[4],B[2] | R/G/B[4] | R/G/B[0] | Y/C[0] | G[3] | Y[0] | Y[0] | Y[2] |
| IPUx_CSIX_DATA13 | B[1], G[4] | R[3],G[5],B[3] | R/G/B[5] | R/G/B[1] | Y/C[1] | G[4] | Y[1] | Y[1] | Y[3] |
| IPUx_CSIX_DATA14 | B[2], G[5] | R[4],G[0],B[4] | R/G/B[0] | R/G/B[2] | Y/C[2] | G[5] | Y[2] | Y[2] | Y[4] |
| IPUx_CSIX_DATA15 | B[3], R[0] | R[0],G[1],B[0] | R/G/B[1] | R/G/B[3] | Y/C[3] | R[0] | Y[3] | Y[3] | Y[5] |
| IPUx_CSIX_DATA16 | B[4], R[1] | R[1],G[2],B[1] | R/G/B[2] | R/G/B[4] | Y/C[4] | R[1] | Y[4] | Y[4] | Y[6] |
| IPUx_CSIX_DATA17 | G[0], R[2] | R[2],G[3],B[2] | R/G/B[3] | R/G/B[5] | Y/C[5] | R[2] | Y[5] | Y[5] | Y[7] |
| IPUx_CSIX_DATA18 | G[1], R[3] | R[3],G[4],B[3] | R/G/B[4] | R/G/B[6] | Y/C[6] | R[3] | Y[6] | Y[6] | Y[8] |
| IPUx_CSIX_DATA19 | G[2], R[4] | R[4],G[5],B[4] | R/G/B[5] | R/G/B[7] | Y/C[7] | R[4] | Y[7] | Y[7] | Y[9] |

¹ IPU2_CSIX stands for IPU2_CS11 or IPU2_CS12.

Electrical Characteristics

- ² The MSB bits are duplicated on LSB bits implementing color extension.
- ³ The two MSB bits are duplicated on LSB bits implementing color extension.
- ⁴ YCbCr, 8 bits—Supported within the BT.656 protocol (sync embedded within the data stream).
- ⁵ RGB, 16 bits—Supported in two ways: (1) As a “generic data” input—with no on-the-fly processing; (2) With on-the-fly processing, but only under some restrictions on the control protocol.
- ⁶ YCbCr, 16 bits—Supported as a “generic-data” input—with no on-the-fly processing.
- ⁷ YCbCr, 16 bits—Supported as a sub-case of the YCbCr, 20 bits, under the same conditions (BT.1120 protocol).
- ⁸ YCbCr, 20 bits—Supported only within the BT.1120 protocol (syncs embedded within the data stream).

4.12.10.2 Sensor Interface Timings

There are three camera timing modes supported by the IPU.

4.12.10.2.1 BT.656 and BT.1120 Video Mode

Smart camera sensors, which include imaging processing, usually support video mode transfer. They use an embedded timing syntax to replace the IPU2_CSIx_VSYNC and IPU2_CSIx_HSYNC signals. The timing syntax is defined by the BT.656/BT.1120 standards.

This operation mode follows the recommendations of ITU BT.656/ ITU BT.1120 specifications. The only control signal used is IPU2_CSIx_PIX_CLK. Start-of-frame and active-line signals are embedded in the data stream. An active line starts with a SAV code and ends with a EAV code. In some cases, digital blanking is inserted in between EAV and SAV code. The CSI decodes and filters out the timing-coding from the data stream, thus recovering IPU2_CSIx_VSYNC and IPU2_CSIx_HSYNC signals for internal use. On BT.656 one component per cycle is received over the IPU2_CSIx_DATA_EN bus. On BT.1120 two components per cycle are received over the IPU2_CSIx_DATA_EN bus.

4.12.10.2.2 Gated Clock Mode

The IPU2_CSIx_VSYNC, IPU2_CSIx_HSYNC, and IPU2_CSIx_PIX_CLK signals are used in this mode. See [Figure 59](#).



Figure 59. Gated Clock Mode Timing Diagram

A frame starts with a rising edge on IPU2_CSIx_VSYNC (all the timings correspond to straight polarity of the corresponding signals). Then IPU2_CSIx_HSYNC goes to high and hold for the entire line. Pixel clock is valid as long as IPU2_CSIx_HSYNC is high. Data is latched at the rising edge of the valid pixel clocks. IPU2_CSIx_HSYNC goes to low at the end of line. Pixel clocks then become invalid and the CSI

stops receiving data from the stream. For the next line, the IPU2_CSIx_HSYNC timing repeats. For the next frame, the IPU2_CSIx_VSYNC timing repeats.

4.12.10.2.3 Non-Gated Clock Mode

The timing is the same as the gated-clock mode (described in [Section 4.12.10.2.2, “Gated Clock Mode,”](#)) except for the IPU2_CSIx_HSYNC signal, which is not used (see [Figure 60](#)). All incoming pixel clocks are valid and cause data to be latched into the input FIFO. The IPU2_CSIx_PIX_CLK signal is inactive (states low) until valid data is going to be transmitted over the bus.



Figure 60. Non-Gated Clock Mode Timing Diagram

The timing described in [Figure 60](#) is that of a typical sensor. Some other sensors may have a slightly different timing. The CSI can be programmed to support rising/falling-edge triggered IPU2_CSIx_VSYNC; active-high/low IPU2_CSIx_HSYNC; and rising/falling-edge triggered IPU2_CSIx_PIX_CLK.

4.12.10.3 Electrical Characteristics

Figure 61 depicts the sensor interface timing. IPU2_CSIx_PIX_CLK signal described here is not generated by the IPU. Table 63 lists the sensor interface timing characteristics.



Figure 61. Sensor Interface Timing Diagram

Table 63. Sensor Interface Timing Characteristics

| ID | Parameter | Symbol | Min | Max | Unit |
|-----|---------------------------------------|--------|--------|-----|------|
| IP1 | Sensor output (pixel) clock frequency | Fpck | 0.01 | 180 | MHz |
| IP2 | Data and control setup time | Tsu | 2 | — | ns |
| IP3 | Data and control holdup time | Thd | 1 | — | ns |
| — | Vsync to Hsync | Tv-h | 1/Fpck | — | ns |
| — | Vsync and Hsync pulse width | Tpulse | 1/Fpck | — | ns |
| — | Vsync to first data | Tv-d | 1/Fpck | — | ns |

4.12.10.4 IPU Display Interface Signal Mapping

The IPU supports a number of display output video formats. Table 64 defines the mapping of the Display Interface Pins used during various supported video interface formats.

Table 64. Video Signal Cross-Reference

| i.MX 6DualPlus/6QuadPlus | LCD | | | | | | | Comment ^{1,2} |
|-----------------------------|-------------------------------------|------------------------------------|---------------|---------------|----------------------------|-----------------|-----------------|------------------------|
| | RGB, Signal Name (General) | RGB/TV Signal Allocation (Example) | | | | | | |
| | | 16-bit RGB | 18-bit RGB | 24 Bit RGB | 8-bit Y/Cb ³ | 16-bit YCrCb | 20-bit YCrCb | |
| IPUx_DISPx_DAT00 | DAT[0] | B[0] | B[0] | B[0] | Y/C[0] | C[0] | C[0] | — |
| IPUx_DISPx_DAT01 | DAT[1] | B[1] | B[1] | B[1] | Y/C[1] | C[1] | C[1] | — |
| IPUx_DISPx_DAT02 | DAT[2] | B[2] | B[2] | B[2] | Y/C[2] | C[2] | C[2] | — |
| IPUx_DISPx_DAT03 | DAT[3] | B[3] | B[3] | B[3] | Y/C[3] | C[3] | C[3] | — |
| IPUx_DISPx_DAT04 | DAT[4] | B[4] | B[4] | B[4] | Y/C[4] | C[4] | C[4] | — |

Table 64. Video Signal Cross-Reference (continued)

| i.MX 6DualPlus/6QuadPlus | LCD | | | | | | | Comment ^{1,2} |
|-----------------------------|-------------------------------------|------------------------------------|---------------|---------------|-----------------------------|-----------------|-----------------|----------------------------------|
| Port Name (x = 0, 1) | RGB, Signal Name (General) | RGB/TV Signal Allocation (Example) | | | | | | |
| | | 16-bit RGB | 18-bit RGB | 24 Bit RGB | 8-bit YCrCb ³ | 16-bit YCrCb | 20-bit YCrCb | |
| IPUx_DISPx_DAT05 | DAT[5] | G[0] | B[5] | B[5] | Y/C[5] | C[5] | C[5] | — |
| IPUx_DISPx_DAT06 | DAT[6] | G[1] | G[0] | B[6] | Y/C[6] | C[6] | C[6] | — |
| IPUx_DISPx_DAT07 | DAT[7] | G[2] | G[1] | B[7] | Y/C[7] | C[7] | C[7] | — |
| IPUx_DISPx_DAT08 | DAT[8] | G[3] | G[2] | G[0] | — | Y[0] | C[8] | — |
| IPUx_DISPx_DAT09 | DAT[9] | G[4] | G[3] | G[1] | — | Y[1] | C[9] | — |
| IPUx_DISPx_DAT10 | DAT[10] | G[5] | G[4] | G[2] | — | Y[2] | Y[0] | — |
| IPUx_DISPx_DAT11 | DAT[11] | R[0] | G[5] | G[3] | — | Y[3] | Y[1] | — |
| IPUx_DISPx_DAT12 | DAT[12] | R[1] | R[0] | G[4] | — | Y[4] | Y[2] | — |
| IPUx_DISPx_DAT13 | DAT[13] | R[2] | R[1] | G[5] | — | Y[5] | Y[3] | — |
| IPUx_DISPx_DAT14 | DAT[14] | R[3] | R[2] | G[6] | — | Y[6] | Y[4] | — |
| IPUx_DISPx_DAT15 | DAT[15] | R[4] | R[3] | G[7] | — | Y[7] | Y[5] | — |
| IPUx_DISPx_DAT16 | DAT[16] | — | R[4] | R[0] | — | — | Y[6] | — |
| IPUx_DISPx_DAT17 | DAT[17] | — | R[5] | R[1] | — | — | Y[7] | — |
| IPUx_DISPx_DAT18 | DAT[18] | — | — | R[2] | — | — | Y[8] | — |
| IPUx_DISPx_DAT19 | DAT[19] | — | — | R[3] | — | — | Y[9] | — |
| IPUx_DISPx_DAT20 | DAT[20] | — | — | R[4] | — | — | — | — |
| IPUx_DISPx_DAT21 | DAT[21] | — | — | R[5] | — | — | — | — |
| IPUx_DISPx_DAT22 | DAT[22] | — | — | R[6] | — | — | — | — |
| IPUx_DISPx_DAT23 | DAT[23] | — | — | R[7] | — | — | — | — |
| IPUx_Dlx_DISP_CLK | PixCLK | | | | | | | — |
| IPUx_Dlx_PIN01 | — | | | | | | | May be required for anti-tearing |
| IPUx_Dlx_PIN02 | HSYNC | | | | | | | — |
| IPUx_Dlx_PIN03 | VSYNC | | | | | | | VSYNC out |

Table 64. Video Signal Cross-Reference (continued)

| i.MX 6DualPlus/6QuadPlus | LCD | | | | | | Comment ^{1,2} |
|-----------------------------|-------------------------------------|------------------------------------|---------------|---------------|-----------------------------|-----------------|---|
| Port Name (x = 0, 1) | RGB, Signal Name (General) | RGB/TV Signal Allocation (Example) | | | | | |
| | | 16-bit RGB | 18-bit RGB | 24 Bit RGB | 8-bit YCrCb ³ | 16-bit YCrCb | |
| IPUx_Dlx_PIN04 | | | | — | | | Additional frame/row synchronous signals with programmable timing |
| IPUx_Dlx_PIN05 | | | | — | | | |
| IPUx_Dlx_PIN06 | | | | — | | | |
| IPUx_Dlx_PIN07 | | | | — | | | |
| IPUx_Dlx_PIN08 | | | | — | | | |
| IPUx_Dlx_D0_CS | | | | — | | | — |
| IPUx_Dlx_D1_CS | | | | — | | | Alternate mode of PWM output for contrast or brightness control |
| IPUx_Dlx_PIN11 | | | | — | | | — |
| IPUx_Dlx_PIN12 | | | | — | | | — |
| IPUx_Dlx_PIN13 | | | | — | | | Register select signal |
| IPUx_Dlx_PIN14 | | | | — | | | Optional RS2 |
| IPUx_Dlx_PIN15 | | | | DRDY/DV | | | Data validation/blank, data enable |
| IPUx_Dlx_PIN16 | | | | — | | | Additional data synchronous signals with programmable features/timing |
| IPUx_Dlx_PIN17 | | | | Q | | | |

¹ Signal mapping (both data and control/synchronization) is flexible. The table provides examples.

² Restrictions for ports IPUx_DISPx_DAT00 through IPUx_DISPx_DAT23 are as follows:

- A maximum of three continuous groups of bits can be independently mapped to the external bus. Groups must not overlap.
- The bit order is expressed in each of the bit groups, for example, B[0] = least significant blue pixel bit.

³ This mode works in compliance with recommendation ITU-R BT.656. The timing reference signals (frame start, frame end, line start, and line end) are embedded in the 8-bit data bus. Only video data is supported, transmission of non-video related data during blanking intervals is not supported.

NOTE

Table 64 provides information for both the DISP0 and DISP1 ports. However, DISP1 port has reduced pinout depending on IOMUXC configuration and therefore may not support all configurations. See the IOMUXC table for details.

4.12.10.5 IPU Display Interface Timing

The IPU Display Interface supports two kinds of display accesses: synchronous and asynchronous. There are two groups of external interface pins to provide synchronous and asynchronous controls.

4.12.10.5.1 Synchronous Controls

The synchronous control changes its value as a function of a system or of an external clock. This control has a permanent period and a permanent waveform.

There are special physical outputs to provide synchronous controls:

- The `ipp_disp_clk` is a dedicated base synchronous signal that is used to generate a base display (component, pixel) clock for a display.
- The `ipp_pin_1`–`ipp_pin_7` are general purpose synchronous pins, that can be used to provide HSYNC, VSYNC, DRDY or any else independent signal to a display.

The IPU has a system of internal binding counters for internal events (such as, HSYNC/VSYNC) calculation. The internal event (local start point) is synchronized with internal `DI_CLK`. A suitable control starts from the local start point with predefined UP and DOWN values to calculate control's changing points with half `DI_CLK` resolution. A full description of the counter system can be found in the IPU chapter of the i.MX 6DualPlus/6QuadPlus reference manual (IMX6DQPRM).

4.12.10.5.2 Asynchronous Controls

The asynchronous control is a data-oriented signal that changes its value with an output data according to additional internal flags coming with the data.

There are special physical outputs to provide asynchronous controls, as follows:

- The `ipp_d0_cs` and `ipp_d1_cs` pins are dedicated to provide chip select signals to two displays.
- The `ipp_pin_11`–`ipp_pin_17` are general purpose asynchronous pins, that can be used to provide WR, RD, RS or any other data-oriented signal to display.

NOTE

The IPU has independent signal generators for asynchronous signals toggling. When a DI decides to put a new asynchronous data on the bus, a new internal start (local start point) is generated. The signal generators calculate predefined UP and DOWN values to change pins states with half `DI_CLK` resolution.

4.12.10.6 Synchronous Interfaces to Standard Active Matrix TFT LCD Panels

4.12.10.6.1 IPU Display Operating Signals

The IPU uses four control signals and data to operate a standard synchronous interface:

- `IPP_DISP_CLK`—Clock to display
- `HSYNC`—Horizontal synchronization
- `VSYNC`—Vertical synchronization
- `DRDY`—Active data

All synchronous display controls are generated on the base of an internally generated “local start point”. The synchronous display controls can be placed on time axis with DI's offset, up and down parameters. The display access can be whole number of DI clock (`Tdiclk`) only. The `IPP_DATA` can not be moved relative to the local start point. The data bus of the synchronous interface is output direction only.

4.12.10.6.2 LCD Interface Functional Description

Figure 62 depicts the LCD interface timing for a generic active matrix color TFT panel. In this figure, signals are shown with negative polarity. The sequence of events for active matrix interface timing is:

- DI_CLK internal DI clock is used for calculation of other controls.
- IPP_DISP_CLK latches data into the panel on its negative edge (when positive polarity is selected). In active mode, IPP_DISP_CLK runs continuously.
- HSYNC causes the panel to start a new line. (Usually IPU_x_DI_x_PIN02 is used as HSYNC.)
- VSYNC causes the panel to start a new frame. It always encompasses at least one HSYNC pulse. (Usually IPU_x_DI_x_PIN03 is used as VSYNC.)
- DRDY acts like an output enable signal to the CRT display. This output enables the data to be shifted onto the display. When disabled, the data is invalid and the trace is off. (DRDY can be used either synchronous or asynchronous generic purpose pin as well.)



Figure 62. Interface Timing Diagram for TFT (Active Matrix) Panels

4.12.10.6.3 TFT Panel Sync Pulse Timing Diagrams

Figure 63 depicts the horizontal timing (timing of one line), including both the horizontal sync pulse and the data. All the parameters shown in the figure are programmable. All controls are started by corresponding internal events—local start points. The timing diagrams correspond to inverse polarity of the IPP_DISP_CLK signal and active-low polarity of the HSYNC, VSYNC, and DRDY signals.



Figure 63. TFT Panels Timing Diagram—Horizontal Sync Pulse

Figure 64 depicts the vertical timing (timing of one frame). All parameters shown in the figure are programmable.




Figure 64. TFT Panels Timing Diagram—Vertical Sync Pulse

Electrical Characteristics

Table 65 shows timing characteristics of signals presented in Figure 63 and Figure 64.

Table 65. Synchronous Display Interface Timing Characteristics (Pixel Level)

| ID | Parameter | Symbol | Value | Description | Unit |
|------|--------------------------------|--------|---------------------------------------|--|------|
| IP5 | Display interface clock period | Tdicp | (see ¹) | Display interface clock IPP_DISP_CLK | ns |
| IP6 | Display pixel clock period | Tdpcp | DISP_CLK_PER_PIXEL × Tdicp | Time of translation of one pixel to display, DISP_CLK_PER_PIXEL—number of pixel components in one pixel (1..n). The DISP_CLK_PER_PIXEL is virtual parameter to define display pixel clock period. The DISP_CLK_PER_PIXEL is received by DC/DI one access division to n components. | ns |
| IP7 | Screen width time | Tsw | (SCREEN_WIDTH) × Tdicp | SCREEN_WIDTH—screen width in, interface clocks. horizontal blanking included. The SCREEN_WIDTH should be built by suitable DI's counter ² . | ns |
| IP8 | HSYNC width time | Thsw | (HSYNC_WIDTH) | HSYNC_WIDTH—Hsync width in DI_CLK with 0.5 DI_CLK resolution. Defined by DI's counter. | ns |
| IP9 | Horizontal blank interval 1 | Thbi1 | BGXP × Tdicp | BGXP—width of a horizontal blanking before a first active data in a line (in interface clocks). The BGXP should be built by suitable DI's counter. | ns |
| IP10 | Horizontal blank interval 2 | Thbi2 | (SCREEN_WIDTH – BGXP – FW) × Tdicp | Width a horizontal blanking after a last active data in a line (in interface clocks) FW—width of active line in interface clocks. The FW should be built by suitable DI's counter. | ns |
| IP12 | Screen height | Tsh | (SCREEN_HEIGHT) × Tsw | SCREEN_HEIGHT— screen height in lines with blanking. The SCREEN_HEIGHT is a distance between 2 VSYNCs. The SCREEN_HEIGHT should be built by suitable DI's counter. | ns |
| IP13 | VSYNC width | Tvsw | VSYNC_WIDTH | VSYNC_WIDTH—Vsync width in DI_CLK with 0.5 DI_CLK resolution. Defined by DI's counter. | ns |
| IP14 | Vertical blank interval 1 | Tvbi1 | BGYP × Tsw | BGYP—width of first Vertical blanking interval in line. The BGYP should be built by suitable DI's counter. | ns |
| IP15 | Vertical blank interval 2 | Tvbi2 | (SCREEN_HEIGHT – BGYP – FH) × Tsw | Width of second vertical blanking interval in line. The FH should be built by suitable DI's counter. | ns |

Table 65. Synchronous Display Interface Timing Characteristics (Pixel Level) (continued)

| ID | Parameter | Symbol | Value | Description | Unit |
|-------|------------------------|--------|-----------------------------|---|------|
| IP5o | Offset of IPP_DISP_CLK | Todicp | DISP_CLK_OFFSET × Tdiclk | DISP_CLK_OFFSET—offset of IPP_DISP_CLK edges from local start point, in DI_CLK×2 (0.5 DI_CLK Resolution). Defined by DISP_CLK counter. | ns |
| IP13o | Offset of VSYNC | Tovs | VSYNC_OFFSET × Tdiclk | VSYNC_OFFSET—offset of Vsync edges from a local start point, when a Vsync should be active, in DI_CLK×2 (0.5 DI_CLK Resolution). The VSYNC_OFFSET should be built by suitable DI's counter. | ns |
| IP8o | Offset of HSYNC | Tohs | HSYNC_OFFSET × Tdiclk | HSYNC_OFFSET—offset of Hsync edges from a local start point, when a Hsync should be active, in DI_CLK×2 (0.5 DI_CLK Resolution). The HSYNC_OFFSET should be built by suitable DI's counter. | ns |
| IP9o | Offset of DRDY | Todrdy | DRDY_OFFSET × Tdiclk | DRDY_OFFSET—offset of DRDY edges from a suitable local start point, when a corresponding data has been set on the bus, in DI_CLK×2 (0.5 DI_CLK Resolution). The DRDY_OFFSET should be built by suitable DI's counter. | ns |

¹ Display interface clock period immediate value.

$$T_{dicp} = \begin{cases} T_{diclk} \times \frac{DISP_CLK_PERIOD}{DI_CLK_PERIOD}, & \text{for integer } \frac{DISP_CLK_PERIOD}{DI_CLK_PERIOD} \\ T_{diclk} \left(\text{floor} \left[\frac{DISP_CLK_PERIOD}{DI_CLK_PERIOD} \right] + 0.5 \pm 0.5 \right), & \text{for fractional } \frac{DISP_CLK_PERIOD}{DI_CLK_PERIOD} \end{cases}$$

DISP_CLK_PERIOD—number of DI_CLK per one Tdicp. Resolution 1/16 of DI_CLK.

DI_CLK_PERIOD—relation of between programing clock frequency and current system clock frequency

Display interface clock period average value.

$$\bar{T}_{dicp} = T_{diclk} \times \frac{DISP_CLK_PERIOD}{DI_CLK_PERIOD}$$

² DI's counter can define offset, period and UP/DOWN characteristic of output signal according to programed parameters of the counter. Same of parameters in the table are not defined by DI's registers directly (by name), but can be generated by corresponding DI's counter. The SCREEN_WIDTH is an input value for DI's HSYNC generation counter. The distance between HSYNCs is a SCREEN_WIDTH.

The maximum accuracy of UP/DOWN edge of controls is:

$$\text{Accuracy} = (0.5 \times T_{diclk}) \pm 0.62\text{ns}$$

The maximum accuracy of UP/DOWN edge of IPP_DISP_DATA is:

$$\text{Accuracy} = T_{diclk} \pm 0.62\text{ns}$$

The DISP_CLK_PERIOD, DI_CLK_PERIOD parameters are register-controlled.

Electrical Characteristics

Figure 65 depicts the synchronous display interface timing for access level. The DISP_CLK_DOWN and DISP_CLK_UP parameters are register-controlled. Table 66 lists the synchronous display interface timing characteristics.



Figure 65. Synchronous Display Interface Timing Diagram—Access Level

Table 66. Synchronous Display Interface Timing Characteristics (Access Level)

| ID | Parameter | Symbol | Min | Typ ¹ | Max | Unit |
|-------|--|--------|------------------------|--|-----------------------|------|
| IP16 | Display interface clock low time | Tckl | Tdicd-Tdicu-1.24 | Tdicd ² -Tdicu ³ | Tdicd-Tdicu+1.24 | ns |
| IP17 | Display interface clock high time | Tckh | Tdicp-Tdicd+Tdicu-1.24 | Tdicp-Tdicd+Tdicu | Tdicp-Tdicd+Tdicu+1.2 | ns |
| IP18 | Data setup time | Tdsu | Tdicd-1.24 | Tdicu | — | ns |
| IP19 | Data holdup time | Tdhd | Tdicp-Tdicd-1.24 | Tdicp-Tdicu | — | ns |
| IP20o | Control signals offset times (defined for each pin) | Tocsu | Tocsu-1.24 | Tocsu | Tocsu+1.24 | ns |
| IP20 | Control signals setup time to display interface clock (defined for each pin) | Tcsu | Tdicd-1.24-Tocsu%Tdicp | Tdicu | — | ns |

¹The exact conditions have not been finalized, but will likely match the current customer requirement for their specific display. These conditions may be chip specific.

² Display interface clock down time

$$T_{dicd} = \frac{1}{2} \left(T_{diclk} \times \text{ceil} \left[\frac{2 \times \text{DISP_CLK_DOWN}}{\text{DI_CLK_PERIOD}} \right] \right)$$

³ Display interface clock up time where CEIL(X) rounds the elements of X to the nearest integers towards infinity.

$$T_{dicu} = \frac{1}{2} \left(T_{diclk} \times \text{ceil} \left[\frac{2 \times \text{DISP_CLK_UP}}{\text{DI_CLK_PERIOD}} \right] \right)$$

4.12.11 LVDS Display Bridge (LDB) Module Parameters

The LVDS interface complies with TIA/EIA 644-A standard. For more details, see TIA/EIA STANDARD 644-A, “Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits.”

Table 67. LVDS Display Bridge (LDB) Electrical Specification

| Parameter | Symbol | Test Condition | Min | Max | Units |
|-------------------------------------|--------------|--|------|-------|-------|
| Differential Voltage Output Voltage | V_{OD} | 100 Ω Differential load | 250 | 450 | mV |
| Output Voltage High | V_{oh} | 100 Ω differential load (0 V Diff—Output High Voltage static) | 1.25 | 1.6 | V |
| Output Voltage Low | V_{ol} | 100 Ω differential load (0 V Diff—Output Low Voltage static) | 0.9 | 1.25 | V |
| Offset Static Voltage | V_{OS} | Two 49.9 Ω resistors in series between N-P terminal, with output in either Zero or One state, the voltage measured between the 2 resistors. | 1.15 | 1.375 | V |
| VOS Differential | V_{OSDIFF} | Difference in V_{OS} between a One and a Zero state | -50 | 50 | mV |
| Output short-circuited to GND | ISA ISB | With the output common shorted to GND | -24 | 24 | mA |
| VT Full Load Test | VTLoad | 100 Ω Differential load with a 3.74 k Ω load between GND and I/O supply voltage | 247 | 454 | mV |

4.12.12 MIPI D-PHY Timing Parameters

This section describes MIPI D-PHY electrical specifications, compliant with MIPI CSI-2 version 1.0, D-PHY specification Rev. 1.0 (for MIPI sensor port x4 lanes) and MIPI DSI Version 1.01, and D-PHY specification Rev. 1.0 (and also DPI version 2.0, DBI version 2.0, DSC version 1.0a at protocol layer) (for MIPI display port x2 lanes).

4.12.12.1 Electrical and Timing Information

Table 68. Electrical and Timing Information

| Symbol | Parameters | Test Conditions | Min | Typ | Max | Unit |
|---|---|--|-----|-----|------|------|
| Input DC Specifications—Apply to DSI_CLK_P/_N and DSI_DATA_P/_N Inputs | | | | | | |
| V_I | Input signal voltage range | Transient voltage range is limited from -300 mV to 1600 mV | -50 | — | 1350 | mV |
| V_{LEAK} | Input leakage current | $V_{GNDSH(min)} = V_I = V_{GNDSH(max)} + V_{OH(absmax)}$ Lane module in LP Receive Mode | -10 | — | 10 | mA |
| V_{GNDSH} | Ground Shift | — | -50 | — | 50 | mV |
| $V_{OH(absmax)}$ | Maximum transient output voltage level | — | — | — | 1.45 | V |
| $t_{voh(absmax)}$ | Maximum transient time above $V_{OH(absmax)}$ | — | — | — | 20 | ns |

Electrical Characteristics

Table 68. Electrical and Timing Information (continued)

| Symbol | Parameters | Test Conditions | Min | Typ | Max | Unit |
|---|---|-------------------------------------|-----|-----|------|----------|
| HS Line Drivers DC Specifications | | | | | | |
| $I_{V_{OD}}$ | HS Transmit Differential output voltage magnitude | $80 \Omega \leq R_L < = 125 \Omega$ | 140 | 200 | 270 | mV |
| $\Delta I_{V_{OD}}$ | Change in Differential output voltage magnitude between logic states | $80 \Omega \leq R_L < = 125 \Omega$ | — | — | 10 | mV |
| V_{CMTX} | Steady-state common-mode output voltage. | $80 \Omega \leq R_L < = 125 \Omega$ | 150 | 200 | 250 | mV |
| $\Delta V_{CMTX(1,0)}$ | Changes in steady-state common-mode output voltage between logic states | $80 \Omega \leq R_L < = 125 \Omega$ | — | — | 5 | mV |
| V_{OHHS} | HS output high voltage | $80 \Omega \leq R_L < = 125 \Omega$ | — | — | 360 | mV |
| Z_{OS} | Single-ended output impedance. | — | 40 | 50 | 62.5 | Ω |
| ΔZ_{OS} | Single-ended output impedance mismatch. | — | — | — | 10 | % |
| LP Line Drivers DC Specifications | | | | | | |
| V_{OL} | Output low-level SE voltage | — | -50 | — | 50 | mV |
| V_{OH} | Output high-level SE voltage | — | 1.1 | 1.2 | 1.3 | V |
| Z_{OLP} | Single-ended output impedance. | — | 110 | — | — | Ω |
| $\Delta Z_{OLP(01-10)}$ | Single-ended output impedance mismatch driving opposite level | — | — | — | 20 | % |
| $\Delta Z_{OLP(0-11)}$ | Single-ended output impedance mismatch driving same level | — | — | — | 5 | % |
| HS Line Receiver DC Specifications | | | | | | |
| V_{IDTH} | Differential input high voltage threshold | — | — | — | 70 | mV |
| V_{IDTL} | Differential input low voltage threshold | — | -70 | — | — | mV |
| V_{IHHS} | Single ended input high voltage | — | — | — | 460 | mV |
| V_{ILHS} | Single ended input low voltage | — | -40 | — | — | mV |
| V_{CMRXDC} | Input common mode voltage | — | 70 | — | 330 | mV |
| Z_{ID} | Differential input impedance | — | 80 | — | 125 | Ω |

Table 68. Electrical and Timing Information (continued)

| Symbol | Parameters | Test Conditions | Min | Typ | Max | Unit |
|---|---------------------------|-----------------|-----|-----|-----|------|
| LP Line Receiver DC Specifications | | | | | | |
| V_{IL} | Input low voltage | — | — | — | 550 | mV |
| V_{IH} | Input high voltage | — | 920 | — | — | mV |
| V_{HYST} | Input hysteresis | — | 25 | — | — | mV |
| Contention Line Receiver DC Specifications | | | | | | |
| V_{ILF} | Input low fault threshold | — | 200 | — | 450 | mV |

4.12.12.2 D-PHY Signaling Levels

The signal levels are different for differential HS mode and single-ended LP mode. Figure 66 shows both the HS and LP signal levels on the left and right sides, respectively. The HS signaling levels are below the LP low-level input threshold such that LP receiver always detects low on HS signals.



Figure 66. D-PHY Signaling Levels

4.12.12.3 HS Line Driver Characteristics



Figure 67. Ideal Single-ended and Resulting Differential HS Signals

4.12.12.4 Possible ΔV_{CMTX} and ΔV_{OD} Distortions of the Single-ended HS Signals



Figure 68. Possible ΔV_{CMTX} and ΔV_{OD} Distortions of the Single-ended HS Signals

4.12.12.5 D-PHY Switching Characteristics

Table 69. Electrical and Timing Information

| Symbol | Parameters | Test Conditions | Min | Typ | Max | Unit |
|--|--|--|-----|-----|------|------|
| HS Line Drivers AC Specifications | | | | | | |
| — | Maximum serial data rate (forward direction) | On DATAP/N outputs. 80 Ω ≤ RL ≤ 125 Ω | 80 | — | 1000 | Mbps |
| F _{DDRCLK} | DDR CLK frequency | On DATAP/N outputs. | 40 | — | 500 | MHz |
| P _{DDRCLK} | DDR CLK period | 80 Ω ≤ RL ≤ 125 Ω | 2 | — | 25 | ns |

Table 69. Electrical and Timing Information (continued)

| Symbol | Parameters | Test Conditions | Min | Typ | Max | Unit |
|---|---|-----------------------------------|-------|-------|-------|-------------------|
| t_{CDC} | DDR CLK duty cycle | $t_{CDC} = t_{CPH} / P_{DDRCLK}$ | — | 50 | — | % |
| t_{CPH} | DDR CLK high time | — | — | 1 | — | UI |
| t_{CPL} | DDR CLK low time | — | — | 1 | — | UI |
| — | DDR CLK / DATA Jitter | — | — | 75 | — | ps pk-pk |
| $t_{SKEW[PN]}$ | Intra-Pair (Pulse) skew | — | — | 0.075 | — | UI |
| $t_{SKEW[TX]}$ | Data to Clock Skew | — | 0.350 | — | 0.650 | UI |
| t_r | Differential output signal rise time | 20% to 80%, $R_L = 50 \Omega$ | 150 | — | 0.3UI | ps |
| t_f | Differential output signal fall time | 20% to 80%, $R_L = 50 \Omega$ | 150 | — | 0.3UI | ps |
| $\Delta V_{CMTX(HF)}$ | Common level variation above 450 MHz | $80 \Omega \leq R_L < 125 \Omega$ | — | — | 15 | mV _{rms} |
| $\Delta V_{CMTX(LF)}$ | Common level variation between 50 MHz and 450 MHz | $80 \Omega \leq R_L < 125 \Omega$ | — | — | 25 | mV _p |
| LP Line Drivers AC Specifications | | | | | | |
| t_{rip}, t_{fip} | Single ended output rise/fall time | 15% to 85%, $C_L < 70$ pF | — | — | 25 | ns |
| t_{reo} | — | 30% to 85%, $C_L < 70$ pF | — | — | 35 | ns |
| $\delta V / \delta t_{SR}$ | Signal slew rate | 15% to 85%, $C_L < 70$ pF | — | — | 120 | mV/ns |
| C_L | Load capacitance | — | 0 | — | 70 | pF |
| HS Line Receiver AC Specifications | | | | | | |
| $t_{SETUP[RX]}$ | Data to Clock Receiver Setup time | — | 0.15 | — | — | UI |
| $t_{HOLD[RX]}$ | Clock to Data Receiver Hold time | — | 0.15 | — | — | UI |
| $\Delta V_{CMRX(HF)}$ | Common mode interference beyond 450 MHz | — | — | — | 200 | mVpp |
| $\Delta V_{CMRX(LF)}$ | Common mode interference between 50 MHz and 450 MHz | — | -50 | — | 50 | mVpp |
| C_{CM} | Common mode termination | — | — | — | 60 | pF |
| LP Line Receiver AC Specifications | | | | | | |
| e_{SPIKE} | Input pulse rejection | — | — | — | 300 | Vps |
| T_{MIN} | Minimum pulse response | — | 50 | — | — | ns |
| V_{INT} | Pk-to-Pk interference voltage | — | — | — | 400 | mV |
| f_{INT} | Interference frequency | — | 450 | — | — | MHz |
| Model Parameters used for Driver Load switching performance evaluation | | | | | | |
| C_{PAD} | Equivalent Single ended I/O PAD capacitance. | — | — | — | 1 | pF |
| C_{PIN} | Equivalent Single ended Package + PCB capacitance. | — | — | — | 2 | pF |

Table 69. Electrical and Timing Information (continued)

| Symbol | Parameters | Test Conditions | Min | Typ | Max | Unit |
|--------|--|-----------------|-----|-----|------|----------|
| L_S | Equivalent wire bond series inductance | — | — | — | 1.5 | nH |
| R_S | Equivalent wire bond series resistance | — | — | — | 0.15 | Ω |
| R_L | Load Resistance | — | 80 | 100 | 125 | Ω |

4.12.12.6 High-Speed Clock Timing




Figure 69. DDR Clock Definition

4.12.12.7 Forward High-Speed Data Transmission Timing

The timing relationship of the DDR Clock differential signal to the Data differential signal is shown in Figure 70:



Figure 70. Data to Clock Timing Definitions

4.12.12.8 Reverse High-Speed Data Transmission Timing



Figure 71. Reverse High-Speed Data Transmission Timing at Slave Side

4.12.12.9 Low-Power Receiver Timing



Figure 72. Input Glitch Rejection of Low-Power Receivers

4.12.13 HSI Host Controller Timing Parameters

This section describes the timing parameters of the HSI Host Controller which are compliant with High-Speed Synchronous Serial Interface (HSI) Physical Layer specification version 1.01.

4.12.13.1 Synchronous Data Flow



Figure 73. Synchronized Data Flow READY Signal Timing (Frame and Stream Transmission)

4.12.13.2 Pipelined Data Flow



Figure 74. Pipelined Data Flow READY Signal Timing (Frame Transmission Mode)

4.12.13.3 Receiver Real-Time Data Flow




Figure 75. Receiver Real-Time Data Flow READY Signal Timing

4.12.13.4 Synchronized Data Flow Transmission with Wake



Figure 76. Synchronized Data Flow Transmission with WAKE

4.12.13.5 Stream Transmission Mode Frame Transfer



Figure 77. Stream Transmission Mode Frame Transfer (Synchronized Data Flow)

4.12.13.6 Frame Transmission Mode (Synchronized Data Flow)




Figure 78. Frame Transmission Mode Transfer of Two Frames (Synchronized Data Flow)

4.12.13.7 Frame Transmission Mode (Pipelined Data Flow)



Figure 79. Frame Transmission Mode Transfer of Two Frames (Pipelined Data Flow)

4.12.13.8 DATA and FLAG Signal Timing Requirement for a 15 pF Load

Table 70. DATA and FLAG Timing

| Parameter | Description | 1 Mbit/s | 100 Mbit/s |
|---|---|----------|------------|
| $t_{\text{Bit, nom}}$ | Nominal bit time | 1000 ns | 10 ns |
| $t_{\text{Rise, min}}$ and $t_{\text{Fall, min}}$ | Minimum allowed rise and fall time | 2 ns | 2 ns |
| $t_{\text{TxToRxSkew, maxfq}}$ | Maximum skew between transmitter and receiver package pins | 50 ns | 0.5 ns |
| $t_{\text{EageSepTx, min}}$ | Minimum allowed separation of signal transitions at transmitter package pins, including all timing defects, for example, jitter and skew, inside the transmitter. | 400 ns | 4 ns |
| $t_{\text{EageSepRx, min}}$ | Minimum separation of signal transitions, measured at the receiver package pins, including all timing defects, for example, jitter and skew, inside the receiver. | 350 ns | 3.5 ns |

4.12.13.9 DATA and FLAG Signal Timing




Figure 80. DATA and FLAG Signal Timing

4.12.14 MediaLB (MLB) Characteristics

4.12.14.1 MediaLB (MLB) DC Characteristics

Table 71 lists the MediaLB 3-pin interface electrical characteristics.

Table 71. MediaLB 3-Pin Interface Electrical DC Specifications

| Parameter | Symbol | Test Conditions | Min | Max | Unit |
|-----------------------------|----------|--------------------------|-----|----------|---------------|
| Maximum input voltage | — | — | — | 3.6 | V |
| Low level input threshold | V_{IL} | — | — | 0.7 | V |
| High level input threshold | V_{IH} | See Note ¹ | 1.8 | — | V |
| Low level output threshold | V_{OL} | $I_{OL} = 6 \text{ mA}$ | — | 0.4 | V |
| High level output threshold | V_{OH} | $I_{OH} = -6 \text{ mA}$ | 2.0 | — | V |
| Input leakage current | I_L | $0 < V_{in} < V_{DD}$ | — | ± 10 | μA |

¹ Higher V_{IH} thresholds can be used; however, the risks associated with less noise margin in the system must be evaluated and assumed by the customer.

Table 72 lists the MediaLB 6-pin interface electrical characteristics.

Table 72. MediaLB 6-Pin Interface Electrical DC Specifications

| Parameter | Symbol | Test Conditions | Min | Max | Unit |
|--|-----------------|-----------------------|-----|-----|------|
| Driver Characteristics | | | | | |
| Differential output voltage (steady-state): $ V_{O+} - V_{O-} $ | V_{OD} | See Note ¹ | 300 | 500 | mV |
| Difference in differential output voltage between (high/low) steady-states: $ V_{OD, high} - V_{OD, low} $ | ΔV_{OD} | — | -50 | 50 | mV |

Table 72. MediaLB 6-Pin Interface Electrical DC Specifications (continued)

| Parameter | Symbol | Test Conditions | Min | Max | Unit |
|---|-------------------------------------|-----------------------|------------|------------|----------------|
| Common-mode output voltage: ($V_{O+} - V_{O-}$) / 2 | V_{OCM} | — | 1.0 | 1.5 | V |
| Difference in common-mode output between (high/low) steady-states: $ V_{OCM, high} - V_{OCM, low} $ | ΔV_{OCM} | — | -50 | 50 | mV |
| Variations on common-mode output during a logic state transitions | V_{CMV} | See Note ² | — | 150 | mVpp |
| Short circuit current | $ I_{OS} $ | See Note ³ | — | 43 | mA |
| Differential output impedance | Z_O | — | 1.6 | — | k Ω |
| Receiver Characteristics | | | | | |
| Differential clock input: • logic low steady-state • logic high steady-state • hysteresis | V_{ILC} V_{IHC} V_{HSC} | See Note ⁴ | 50 -25 | -50 25 | mV mV mV |
| Differential signal/data input: • logic low steady-state • logic high steady-state | V_{ILS} V_{IHS} | — | — 50 | -50 — | mV mV |
| Signal-ended input voltage (steady-state): • MLB_SIG_P, MLB_DATA_P • MLB_SIG_N, MLB_DATA_N | V_{IN+} V_{IN-} | — | 0.5 0.5 | 2.0 2.0 | V V |

¹ The signal-ended output voltage of a driver is defined as V_{O+} on MLB_CLK_P, MLB_SIG_P, and MLB_DATA_P. The signal-ended output voltage of a driver is defined as V_{O-} on MLB_CLK_N, MLB_SIG_N, and MLB_DATA_N.

² Variations in the common-mode voltage can occur between logic states (for example, during state transitions) as a result of differences in the transition rate of V_{O+} and V_{O-} .

³ Short circuit current is applicable when V_{O+} and V_{O-} are shorted together and/or shorted to ground.

⁴ The logic state of the receiver is undefined when $-50 \text{ mV} < V_{ID} < 50 \text{ mV}$.

4.12.14.2 MediaLB (MLB) Controller AC Timing Electrical Specifications

This section describes the timing electrical information of the MediaLB module. Figure 81 show the timing of MediaLB 3-pin interface, and Table 73 and Table 74 lists the MediaLB 3-pin interface timing characteristics.



Figure 81. MediaLB 3-Pin Timing

Ground = 0.0 V; Load Capacitance = 60 pF; MediaLB speed = 256/512 Fs; Fs = 48 kHz; all timing parameters specified from the valid voltage threshold as listed below; unless otherwise noted.

Table 73. MLB 256/512 Fs Timing Parameters

| Parameter | Symbol | Min | Max | Unit | Comment |
|--|-------------|------------|------------|------|--|
| MLB_CLK operating frequency ¹ | f_{mck} | 11.264 | 25.6 | MHz | 256xFs at 44.0 kHz 512xFs at 50.0 kHz |
| MLB_CLK rise time | t_{mckr} | — | 3 | ns | V_{IL} TO V_{IH} |
| MLB_CLK fall time | t_{mckf} | — | 3 | ns | V_{IH} TO V_{IL} |
| MLB_CLK low time ² | t_{mckl} | 30 14 | — | ns | 256xFs 512xFs |
| MLB_CLK high time | t_{mckh} | 30 14 | — | ns | 256xFs 512xFs |
| MLB_SIG/MLB_DATA receiver input valid to MLB_CLK falling | t_{dsmcf} | 1 | — | ns | — |
| MLB_SIG/MLB_DATA receiver input hold from MLB_CLK low | t_{dhmf} | t_{mdzh} | — | ns | — |
| MLB_SIG/MLB_DATA output high impedance from MLB_CLK low | t_{mcdfz} | 0 | t_{mckl} | ns | (see ³) |

Table 73. MLB 256/512 Fs Timing Parameters (continued)

| Parameter | Symbol | Min | Max | Unit | Comment |
|--|------------|-----|-------|------|---------|
| Bus Hold from MLB_CLK low | t_{mdzh} | 4 | — | ns | — |
| Transmitter MLBSIG (MLBDAT) output valid from transition of MLBCLK (low-to-high) | Tdelay | — | 10.75 | — | ns |

¹ The controller can shut off MLB_CLK to place MediaLB in a low-power state. Depending on the time the clock is shut off, a runt pulse can occur on MLB_CLK.

² MLB_CLK low/high time includes the pulse width variation.

³ The MediaLB driver can release the MLB_DATA/MLB_SIG line as soon as MLB_CLK is low; however, the logic state of the final driven bit on the line must remain on the bus for t_{mdzh} . Therefore, coupling must be minimized while meeting the maximum load capacitance listed.

Ground = 0.0 V; load capacitance = 40 pF; MediaLB speed = 1024 Fs; Fs = 48 kHz; all timing parameters specified from the valid voltage threshold as listed in Table 74; unless otherwise noted.

Table 74. MLB 1024 Fs Timing Parameters

| Parameter | Symbol | Min | Max | Unit | Comment |
|--|-------------|------------|------------|------|--|
| MLB_CLK Operating Frequency ¹ | f_{mck} | 45.056 | 51.2 | MHz | 1024xfs at 44.0 kHz 1024xfs at 50.0 kHz |
| MLB_CLK rise time | t_{mckr} | — | 1 | ns | V_{IL} TO V_{IH} |
| MLB_CLK fall time | t_{mckf} | — | 1 | ns | V_{IH} TO V_{IL} |
| MLB_CLK low time | t_{mckl} | 6.1 | — | ns | (see ²) |
| MLB_CLK high time | t_{mckh} | 9.3 | — | ns | — |
| MLB_SIG/MLB_DATA receiver input valid to MLB_CLK falling | t_{dsmcf} | 1 | — | ns | — |
| MLB_SIG/MLB_DATA receiver input hold from MLB_CLK low | t_{dhmcf} | t_{mdzh} | — | ns | — |
| MLB_SIG/MLB_DATA output high impedance from MLB_CLK low | t_{mcfdz} | 0 | t_{mckl} | ns | (see ³) |
| Bus Hold from MLB_CLK low | t_{mdzh} | 2 | — | ns | — |
| Transmitter MLBSIG (MLBDAT) output valid from transition of MLBCLK (low-to-high) | Tdelay | — | 6 | ns | — |

¹ The controller can shut off MLB_CLK to place MediaLB in a low-power state. Depending on the time the clock is shut off, a runt pulse can occur on MLB_CLK.

² MLB_CLK low/high time includes the pulse width variation.

³ The MediaLB driver can release the MLB_DATA/MLB_SIG line as soon as MLB_CLK is low; however, the logic state of the final driven bit on the line must remain on the bus for t_{mdzh} . Therefore, coupling must be minimized while meeting the maximum load capacitance listed.

Table 75 lists the MediaLB 6-pin interface timing characteristics, and Figure 82 shows the MLB 6-pin delay, setup, and hold times.

Table 75. MLB 6-Pin Interface Timing Parameters

| Parameter | Symbol | Min | Max | Unit | Comment |
|--|--------------|------|-----|------|---------|
| Cycle-to-cycle system jitter | t_{jitter} | — | 600 | ps | — |
| Transmitter MLB_SIG_P/_N (MLB_DATA_P/_N) output valid from transition of MLB_CLK_P/_N (low-to-high) ¹ | t_{delay} | 0.6 | 1.3 | ns | — |
| Disable turnaround time from transition of MLB_CLK_P/_N (low-to-high) | t_{phz} | 0.6 | 3.5 | ns | — |
| Enable turnaround time from transition of MLB_CLK_P/_N (low-to-high) | t_{plz} | 0.6 | 5.6 | ns | — |
| MLB_SIG_P/_N (MLB_DATA_P/_N) valid to transition of MLB_CLK_P/_N (low-to-high) | t_{su} | 0.05 | — | ns | — |
| MLB_SIG_P/_N (MLB_DATA_P/_N) hold from transition of MLB_CLK_P/_N (low-to-high) ² | t_{hd} | 0.6 | — | ns | — |

¹ t_{delay} , t_{phz} , t_{plz} , t_{su} , and t_{hd} may also be referenced from a low-to-high transition of the recovered clock for 2:1 and 4:1 recovered-to-external clock ratios.

² The transmitting device must ensure valid data on MLB_SIG_P/_N (MLB_DATA_P/_N) for at least $t_{hd(min)}$ following the rising edge of MLBCP/N; receivers must latch MLB_SIG_P/_N (MLB_DATA_P/_N) data within $t_{hd(min)}$ of the rising edge of MLB_CLK_P/_N.



Figure 82. MLB 6-Pin Delay, Setup, and Hold Times

4.12.15 PCIe PHY Parameters

The PCIe interface complies with PCIe specification Gen2 x1 lane and supports the PCI Express 1.1/2.0 standard.

4.12.15.1 PCIE_REXT Reference Resistor Connection

The impedance calibration process requires connection of reference resistor 200 Ω . 1% precision resistor on PCIE_REXT pads to ground. It is used for termination impedance calibration.

4.12.16 Pulse Width Modulator (PWM) Timing Parameters

This section describes the electrical information of the PWM. The PWM can be programmed to select one of three clock signals as its source frequency. The selected clock signal is passed through a prescaler before being input to the counter. The output is available at the pulse-width modulator output (PWMO) external pin.

Figure 83 depicts the timing of the PWM, and Table 76 lists the PWM timing parameters.




Figure 83. PWM Timing

Table 76. PWM Output Timing Parameters

| ID | Parameter | Min | Max | Unit |
|----|-----------------------------|-----|---------|------|
| — | PWM Module Clock Frequency | 0 | ipg_clk | MHz |
| P1 | PWM output pulse width high | 15 | — | ns |
| P2 | PWM output pulse width low | 15 | — | ns |

4.12.17 SATA PHY Parameters

This section describes SATA PHY electrical specifications.

4.12.17.1 Transmitter and Receiver Characteristics

The SATA PHY meets or exceeds the electrical compliance requirements defined in the SATA specifications.

NOTE

The tables in the following sections indicate any exceptions to the SATA specification or aspects of the SATA PHY that exceed the standard, as well as provide information about parameters not defined in the standard.

The following subsections provide values obtained from a combination of simulations and silicon characterization.

4.12.17.1.1 SATA PHY Transmitter Characteristics

Table 77 provides specifications for SATA PHY transmitter characteristics.

Table 77. SATA PHY Transmitter Characteristics

| Parameters | Symbol | Min | Typ | Max | Unit |
|--|-----------|------|-----|-----|------|
| Transmit common mode voltage | V_{CTM} | 0.4 | — | 0.6 | V |
| Transmitter pre-emphasis accuracy (measured change in de-emphasized bit) | — | -0.5 | — | 0.5 | dB |

4.12.17.1.2 SATA PHY Receiver Characteristics

Table 78 provides specifications for SATA PHY receiver characteristics.

Table 78. SATA PHY Receiver Characteristics

| Parameters | Symbol | Min | Typ | Max | Unit |
|---|----------------------------|------|-----|-----|------|
| Minimum Rx eye height (differential peak-to-peak) | $V_{MIN_RX_EYE_HEIGHT}$ | 175 | — | — | mV |
| Tolerance | PPM | -400 | — | 400 | ppm |

4.12.17.2 SATA_REXT Reference Resistor Connection

The impedance calibration process requires connection of reference resistor 191 Ω . 1% precision resistor on SATA_REXT pad to ground.

Resistor calibration consists of learning which state of the internal Resistor Calibration register causes an internal, digitally trimmed calibration resistor to best match the impedance applied to the SATA_REXT pin. The calibration register value is then supplied to all Tx and Rx termination resistors.

During the calibration process (for a few tens of microseconds), up to 0.3 mW can be dissipated in the external SATA_REXT resistor. At other times, no power is dissipated by the SATA_REXT resistor.

4.12.18 SCAN JTAG Controller (SJC) Timing Parameters

Figure 84 depicts the SJC test clock input timing. Figure 85 depicts the SJC boundary scan timing. Figure 86 depicts the SJC test access port. Figure 87 depicts the JTAG_TRST_B timing. Signal parameters are listed in Table 79.



Figure 84. Test Clock Input Timing Diagram



Figure 85. Boundary Scan (JTAG) Timing Diagram



Figure 86. Test Access Port Timing Diagram




Figure 87. JTAG_TRST_B Timing Diagram

Table 79. JTAG Timing

| ID | Parameter ^{1,2} | All Frequencies | | Unit |
|------|---|-----------------|-----|------|
| | | Min | Max | |
| SJ0 | JTAG_TCK frequency of operation $1/(3 \times T_{DC})^1$ | 0.001 | 22 | MHz |
| SJ1 | JTAG_TCK cycle time in crystal mode | 45 | — | ns |
| SJ2 | JTAG_TCK clock pulse width measured at V_M^2 | 22.5 | — | ns |
| SJ3 | JTAG_TCK rise and fall times | — | 3 | ns |
| SJ4 | Boundary scan input data set-up time | 5 | — | ns |
| SJ5 | Boundary scan input data hold time | 24 | — | ns |
| SJ6 | JTAG_TCK low to output data valid | — | 40 | ns |
| SJ7 | JTAG_TCK low to output high impedance | — | 40 | ns |
| SJ8 | JTAG_TMS, JTAG_TDI data set-up time | 5 | — | ns |
| SJ9 | JTAG_TMS, JTAG_TDI data hold time | 25 | — | ns |
| SJ10 | JTAG_TCK low to JTAG_TDO data valid | — | 44 | ns |
| SJ11 | JTAG_TCK low to JTAG_TDO high impedance | — | 44 | ns |
| SJ12 | JTAG_TRST_B assert time | 100 | — | ns |
| SJ13 | JTAG_TRST_B set-up time to JTAG_TCK low | 40 | — | ns |

¹ T_{DC} = target frequency of SJC

² V_M = mid-point voltage

4.12.19 SPDIF Timing Parameters

The Sony/Philips Digital Interconnect Format (SPDIF) data is sent using the bi-phase marking code. When encoding, the SPDIF data signal is modulated by a clock that is twice the bit rate of the data signal.

Table 80 and Figure 88 and Figure 89 show SPDIF timing parameters for the Sony/Philips Digital Interconnect Format (SPDIF), including the timing of the modulating Rx clock (SPDIF_SR_CLK) for SPDIF in Rx mode and the timing of the modulating Tx clock (SPDIF_ST_CLK) for SPDIF in Tx mode.

Table 80. SPDIF Timing Parameters

| Parameter | Symbol | Timing Parameter Range | | Unit |
|--|--------|------------------------|------|------|
| | | Min | Max | |
| SPDIF_IN Skew: asynchronous inputs, no specs apply | — | — | 0.7 | ns |
| SPDIF_OUT output (Load = 50pf) | | | | |
| • Skew | — | — | 1.5 | ns |
| • Transition rising | — | — | 24.2 | |
| • Transition falling | — | — | 31.3 | |
| SPDIF_OUT output (Load = 30pf) | | | | |
| • Skew | — | — | 1.5 | ns |
| • Transition rising | — | — | 13.6 | |
| • Transition falling | — | — | 18.0 | |
| Modulating Rx clock (SPDIF_SR_CLK) period | srckp | 40.0 | — | ns |
| SPDIF_SR_CLK high period | srckph | 16.0 | — | ns |
| SPDIF_SR_CLK low period | srckpl | 16.0 | — | ns |
| Modulating Tx clock (SPDIF_ST_CLK) period | stckp | 40.0 | — | ns |
| SPDIF_ST_CLK high period | stckph | 16.0 | — | ns |
| SPDIF_ST_CLK low period | stckpl | 16.0 | — | ns |



Figure 88. SPDIF_SR_CLK Timing Diagram




Figure 89. SPDIF_ST_CLK Timing Diagram

4.12.20 SSI Timing Parameters

This section describes the timing parameters of the SSI module. The connectivity of the serial synchronous interfaces are summarized in [Table 81](#).

Table 81. AUDMUX Port Allocation

| Port | Signal Nomenclature | Type and Access |
|---------------|---------------------|--|
| AUDMUX port 1 | SSI 1 | Internal |
| AUDMUX port 2 | SSI 2 | Internal |
| AUDMUX port 3 | AUD3 | External – AUD3 I/O |
| AUDMUX port 4 | AUD4 | External – EIM or CSPI1 I/O through IOMUXC |
| AUDMUX port 5 | AUD5 | External – EIM or SD1 I/O through IOMUXC |
| AUDMUX port 6 | AUD6 | External – EIM or DISP2 through IOMUXC |
| AUDMUX port 7 | SSI 3 | Internal |

NOTE

The terms WL and BL used in the timing diagrams and tables refer to Word Length (WL) and Bit Length (BL).

4.12.20.1 SSI Transmitter Timing with Internal Clock

[Figure 90](#) depicts the SSI transmitter internal clock timing and [Table 82](#) lists the timing parameters for the SSI transmitter internal clock.



Figure 90. SSI Transmitter Internal Clock Timing Diagram

Table 82. SSI Transmitter Timing with Internal Clock

| ID | Parameter | Min | Max | Unit |
|---|---|------|------|------|
| Internal Clock Operation | | | | |
| SS1 | AUDx_TXC/AUDx_RXC clock period | 81.4 | — | ns |
| SS2 | AUDx_TXC/AUDx_RXC clock high period | 36.0 | — | ns |
| SS4 | AUDx_TXC/AUDx_RXC clock low period | 36.0 | — | ns |
| SS6 | AUDx_TXC high to AUDx_TXFS (bl) high | — | 15.0 | ns |
| SS8 | AUDx_TXC high to AUDx_TXFS (bl) low | — | 15.0 | ns |
| SS10 | AUDx_TXC high to AUDx_TXFS (wl) high | — | 15.0 | ns |
| SS12 | AUDx_TXC high to AUDx_TXFS (wl) low | — | 15.0 | ns |
| SS14 | AUDx_TXC/AUDx_RXC Internal AUDx_TXFS rise time | — | 6.0 | ns |
| SS15 | AUDx_TXC/AUDx_RXC Internal AUDx_TXFS fall time | — | 6.0 | ns |
| SS16 | AUDx_TXC high to AUDx_TXD valid from high impedance | — | 15.0 | ns |
| SS17 | AUDx_TXC high to AUDx_TXD high/low | — | 15.0 | ns |
| SS18 | AUDx_TXC high to AUDx_TXD high impedance | — | 15.0 | ns |
| Synchronous Internal Clock Operation | | | | |
| SS42 | AUDx_RXD setup before AUDx_TXC falling | 10.0 | — | ns |
| SS43 | AUDx_RXD hold after AUDx_TXC falling | 0.0 | — | ns |

NOTE

- All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync (TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the clock signal AUDx_TXC/AUDx_RXC and/or the frame sync AUDx_TXFS/AUDx_RXFS shown in the tables and in the figures.
- All timings are on Audiomux Pads when SSI is being used for data transfer.
- The terms, WL and BL, refer to Word Length(WL) and Bit Length(BL).
- For internal Frame Sync operation using external clock, the frame sync timing is the same as that of transmit data (for example, during AC97 mode of operation).

4.12.20.2 SSI Receiver Timing with Internal Clock

Figure 91 depicts the SSI receiver internal clock timing and Table 83 lists the timing parameters for the receiver timing with the internal clock.



Figure 91. SSI Receiver Internal Clock Timing Diagram

Table 83. SSI Receiver Timing with Internal Clock

| ID | Parameter | Min | Max | Unit |
|--------------------------|---|------|------|------|
| Internal Clock Operation | | | | |
| SS1 | AUDx_TXC/AUDx_RXC clock period | 81.4 | — | ns |
| SS2 | AUDx_TXC/AUDx_RXC clock high period | 36.0 | — | ns |
| SS3 | AUDx_TXC/AUDx_RXC clock rise time | — | 6.0 | ns |
| SS4 | AUDx_TXC/AUDx_RXC clock low period | 36.0 | — | ns |
| SS5 | AUDx_TXC/AUDx_RXC clock fall time | — | 6.0 | ns |
| SS7 | AUDx_RXC high to AUDx_TXFS (bl) high | — | 15.0 | ns |
| SS9 | AUDx_RXC high to AUDx_TXFS (bl) low | — | 15.0 | ns |
| SS11 | AUDx_RXC high to AUDx_TXFS (wl) high | — | 15.0 | ns |
| SS13 | AUDx_RXC high to AUDx_TXFS (wl) low | — | 15.0 | ns |
| SS20 | AUDx_RXD setup time before AUDx_RXC low | 10.0 | — | ns |
| SS21 | AUDx_RXD hold time after AUDx_RXC low | 0.0 | — | ns |

Table 83. SSI Receiver Timing with Internal Clock (continued)

| ID | Parameter | Min | Max | Unit |
|-------------------------------------|--------------------------------|-------|-----|------|
| Oversampling Clock Operation | | | | |
| SS47 | Oversampling clock period | 15.04 | — | ns |
| SS48 | Oversampling clock high period | 6.0 | — | ns |
| SS49 | Oversampling clock rise time | — | 3.0 | ns |
| SS50 | Oversampling clock low period | 6.0 | — | ns |
| SS51 | Oversampling clock fall time | — | 3.0 | ns |

NOTE

- All the timings for the SSI are given for a non-inverted serial clock polarity (TSCCKP/RSCCKP = 0) and a non-inverted frame sync (TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the clock signal AUD_x_TXC/AUD_x_RXC and/or the frame sync AUD_x_TXFS/AUD_x_RXFS shown in the tables and in the figures.
- All timings are on Audiomux Pads when SSI is being used for data transfer.
- AUD_x_TXC and AUD_x_RXC refer to the Transmit and Receive sections of the SSI.
- The terms, WL and BL, refer to Word Length (WL) and Bit Length (BL).
- For internal Frame Sync operation using external clock, the frame sync timing is same as that of transmit data (for example, during AC97 mode of operation).

4.12.20.3 SSI Transmitter Timing with External Clock

Figure 92 depicts the SSI transmitter external clock timing and Table 84 lists the timing parameters for the transmitter timing with the external clock.



Figure 92. SSI Transmitter External Clock Timing Diagram

Table 84. SSI Transmitter Timing with External Clock

| ID | Parameter | Min | Max | Unit |
|---------------------------------|---|-------|------|------|
| External Clock Operation | | | | |
| SS22 | AUDx_TXC/AUDx_RXC clock period | 81.4 | — | ns |
| SS23 | AUDx_TXC/AUDx_RXC clock high period | 36.0 | — | ns |
| SS24 | AUDx_TXC/AUDx_RXC clock rise time | — | 6.0 | ns |
| SS25 | AUDx_TXC/AUDx_RXC clock low period | 36.0 | — | ns |
| SS26 | AUDx_TXC/AUDx_RXC clock fall time | — | 6.0 | ns |
| SS27 | AUDx_TXC high to AUDx_TXFS (bl) high | -10.0 | 15.0 | ns |
| SS29 | AUDx_TXC high to AUDx_TXFS (bl) low | 10.0 | — | ns |
| SS31 | AUDx_TXC high to AUDx_TXFS (wl) high | -10.0 | 15.0 | ns |
| SS33 | AUDx_TXC high to AUDx_TXFS (wl) low | 10.0 | — | ns |
| SS37 | AUDx_TXC high to AUDx_TXD valid from high impedance | — | 15.0 | ns |
| SS38 | AUDx_TXC high to AUDx_TXD high/low | — | 15.0 | ns |
| SS39 | AUDx_TXC high to AUDx_TXD high impedance | — | 15.0 | ns |

Table 84. SSI Transmitter Timing with External Clock (continued)

| ID | Parameter | Min | Max | Unit |
|---|--|------|-----|------|
| Synchronous External Clock Operation | | | | |
| SS44 | AUDx_RXD setup before AUDx_TXC falling | 10.0 | — | ns |
| SS45 | AUDx_RXD hold after AUDx_TXC falling | 2.0 | — | ns |
| SS46 | AUDx_RXD rise/fall time | — | 6.0 | ns |

NOTE

- All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync (TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the clock signal AUDx_TXC/AUDx_RXC and/or the frame sync AUDx_TXFS/AUDx_RXFS shown in the tables and in the figures.
- All timings are on Audiomux Pads when SSI is being used for data transfer.
- AUDx_TXC and AUDx_RXC refer to the Transmit and Receive sections of the SSI.
- The terms WL and BL refer to Word Length (WL) and Bit Length (BL).
- For internal Frame Sync operation using external clock, the frame sync timing is same as that of transmit data (for example, during AC97 mode of operation).

4.12.20.4 SSI Receiver Timing with External Clock

Figure 93 depicts the SSI receiver external clock timing and Table 85 lists the timing parameters for the receiver timing with the external clock.



Figure 93. SSI Receiver External Clock Timing Diagram

Table 85. SSI Receiver Timing with External Clock

| ID | Parameter | Min | Max | Unit |
|--------------------------|--|------|------|------|
| External Clock Operation | | | | |
| SS22 | AUDx_TXC/AUDx_RXC clock period | 81.4 | — | ns |
| SS23 | AUDx_TXC/AUDx_RXC clock high period | 36 | — | ns |
| SS24 | AUDx_TXC/AUDx_RXC clock rise time | — | 6.0 | ns |
| SS25 | AUDx_TXC/AUDx_RXC clock low period | 36 | — | ns |
| SS26 | AUDx_TXC/AUDx_RXC clock fall time | — | 6.0 | ns |
| SS28 | AUDx_RXC high to AUDx_TXFS (bl) high | -10 | 15.0 | ns |
| SS30 | AUDx_RXC high to AUDx_TXFS (bl) low | 10 | — | ns |
| SS32 | AUDx_RXC high to AUDx_TXFS (wl) high | -10 | 15.0 | ns |
| SS34 | AUDx_RXC high to AUDx_TXFS (wl) low | 10 | — | ns |
| SS35 | AUDx_TXC/AUDx_RXC External AUDx_TXFS rise time | — | 6.0 | ns |
| SS36 | AUDx_TXC/AUDx_RXC External AUDx_TXFS fall time | — | 6.0 | ns |
| SS40 | AUDx_RXD setup time before AUDx_RXC low | 10 | — | ns |
| SS41 | AUDx_RXD hold time after AUDx_RXC low | 2 | — | ns |

NOTE

- All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync (TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the clock signal AUDx_TXC/AUDx_RXC and/or the frame sync AUDx_TXFS/AUDx_RXFS shown in the tables and in the figures.
- All timings are on Audiomux Pads when SSI is being used for data transfer.
- AUDx_TXC and AUDx_RXC refer to the Transmit and Receive sections of the SSI.
- The terms, WL and BL, refer to Word Length (WL) and Bit Length (BL).
- For internal Frame Sync operation using external clock, the frame sync timing is same as that of transmit data (for example, during AC97 mode of operation).

4.12.21 UART I/O Configuration and Timing Parameters

4.12.21.1 UART RS-232 I/O Configuration in Different Modes

The i.MX 6DualPlus/6QuadPlus UART interfaces can serve both as DTE or DCE device. This can be configured by the DCEDTE control bit (default 0 – DCE mode). [Table 86](#) shows the UART I/O configuration based on the enabled mode.

Table 86. UART I/O Configuration vs. Mode

| Port | DTE Mode | | DCE Mode | |
|---------------|-----------|-----------------------------|-----------|-----------------------------|
| | Direction | Description | Direction | Description |
| UARTx_RTS_B | Output | RTS from DTE to DCE | Input | RTS from DTE to DCE |
| UARTx_CTS_B | Input | CTS from DCE to DTE | Output | CTS from DCE to DTE |
| UARTx_DTR_B | Output | DTR from DTE to DCE | Input | DTR from DTE to DCE |
| UARTx_DSR_B | Input | DSR from DCE to DTE | Output | DSR from DCE to DTE |
| UARTx_DCD_B | Input | DCD from DCE to DTE | Output | DCD from DCE to DTE |
| UARTx_RI_B | Input | RING from DCE to DTE | Output | RING from DCE to DTE |
| UARTx_TX_DATA | Input | Serial data from DCE to DTE | Output | Serial data from DCE to DTE |
| UARTx_RX_DATA | Output | Serial data from DTE to DCE | Input | Serial data from DTE to DCE |

4.12.21.2 UART RS-232 Serial Mode Timing

The following sections describe the electrical information of the UART module in the RS-232 mode.

4.12.21.2.1 UART Transmitter

Figure 94 depicts the transmit timing of UART in the RS-232 serial mode, with 8 data bit/1 stop bit format. Table 87 lists the UART RS-232 serial mode transmit timing characteristics.



Figure 94. UART RS-232 Serial Mode Transmit Timing Diagram

Table 87. RS-232 Serial Mode Transmit Timing Parameters

| ID | Parameter | Symbol | Min | Max | Unit |
|-----|-------------------|------------|---------------------------------------|-----------------------------------|------|
| UA1 | Transmit Bit Time | t_{Tbit} | $1/F_{baud_rate}^1 - T_{ref_clk}^2$ | $1/F_{baud_rate} + T_{ref_clk}$ | — |

¹ F_{baud_rate} : Baud rate frequency. The maximum baud rate the UART can support is $(ipg_perclk \text{ frequency})/16$.

² T_{ref_clk} : The period of UART reference clock ref_clk (ipg_perclk after RFDIV divider).

4.12.21.2.2 UART Receiver

Figure 95 depicts the RS-232 serial mode receive timing with 8 data bit/1 stop bit format. Table 88 lists serial mode receive timing characteristics.



Figure 95. UART RS-232 Serial Mode Receive Timing Diagram

Table 88. RS-232 Serial Mode Receive Timing Parameters

| ID | Parameter | Symbol | Min | Max | Unit |
|-----|-------------------------------|------------|---|---|------|
| UA2 | Receive Bit Time ¹ | t_{Rbit} | $1/F_{baud_rate}^2 - 1/(16 \times F_{baud_rate})$ | $1/F_{baud_rate} + 1/(16 \times F_{baud_rate})$ | — |

¹ The UART receiver can tolerate $1/(16 \times F_{baud_rate})$ tolerance in each bit. But accumulation tolerance in one frame must not exceed $3/(16 \times F_{baud_rate})$.

² F_{baud_rate} : Baud rate frequency. The maximum baud rate the UART can support is $(ipg_perclk \text{ frequency})/16$.

4.12.21.2.3 UART IrDA Mode Timing

The following subsections give the UART transmit and receive timings in IrDA mode.

UART IrDA Mode Transmitter

Figure 96 depicts the UART IrDA mode transmit timing, with 8 data bit/1 stop bit format. Table 89 lists the transmit timing characteristics.



Figure 96. UART IrDA Mode Transmit Timing Diagram

Table 89. IrDA Mode Transmit Timing Parameters

| ID | Parameter | Symbol | Min | Max | Unit |
|-----|--------------------------------|----------------|---|---|------|
| UA3 | Transmit Bit Time in IrDA mode | t_{TIRbit} | $1/F_{baud_rate}^1 - T_{ref_clk}^2$ | $1/F_{baud_rate} + T_{ref_clk}$ | — |
| UA4 | Transmit IR Pulse Duration | $t_{TIRpulse}$ | $(3/16) \times (1/F_{baud_rate}) - T_{ref_clk}$ | $(3/16) \times (1/F_{baud_rate}) + T_{ref_clk}$ | — |

¹ F_{baud_rate} : Baud rate frequency. The maximum baud rate the UART can support is (ipg_perclk frequency)/16.

² T_{ref_clk} : The period of UART reference clock ref_clk (ipg_perclk after RFDIV divider).

UART IrDA Mode Receiver

Figure 97 depicts the UART IrDA mode receive timing, with 8 data bit/1 stop bit format. Table 90 lists the receive timing characteristics.



Figure 97. UART IrDA Mode Receive Timing Diagram

Table 90. IrDA Mode Receive Timing Parameters

| ID | Parameter | Symbol | Min | Max | Unit |
|-----|--|----------------|---|---|------|
| UA5 | Receive Bit Time ¹ in IrDA mode | t_{RIRbit} | $1/F_{baud_rate}^2 - 1/(16 \times F_{baud_rate})$ | $1/F_{baud_rate} + 1/(16 \times F_{baud_rate})$ | — |
| UA6 | Receive IR Pulse Duration | $t_{RIRpulse}$ | 1.41 μ s | $(5/16) \times (1/F_{baud_rate})$ | — |

¹ The UART receiver can tolerate $1/(16 \times F_{baud_rate})$ tolerance in each bit. But accumulation tolerance in one frame must not exceed $3/(16 \times F_{baud_rate})$.

² F_{baud_rate} : Baud rate frequency. The maximum baud rate the UART can support is (ipg_perclk frequency)/16.

4.12.22 USB HSIC Timings

This section describes the electrical information of the USB HSIC port.

NOTE

HSIC is a DDR signal. The following timing specification is for both rising and falling edges.

4.12.22.1 Transmit Timing




Figure 98. USB HSIC Transmit Waveform

Table 91. USB HSIC Transmit Parameters

| Name | Parameter | Min | Max | Unit | Comment |
|---------|---------------------------------|-------|-------|------|--------------------------------|
| Tstrobe | strobe period | 4.166 | 4.167 | ns | — |
| Todelay | data output delay time | 550 | 1350 | ps | Measured at 50% point |
| Tslew | strobe/data rising/falling time | 0.7 | 2 | V/ns | Averaged from 30% – 70% points |

4.12.22.2 Receive Timing



Figure 99. USB HSIC Receive Waveform

Table 92. USB HSIC Receive Parameters¹

| Name | Parameter | Min | Max | Unit | Comment |
|---------|---------------------------------|-------|-------|------|--------------------------------|
| Tstrobe | strobe period | 4.166 | 4.167 | ns | — |
| Thold | data hold time | 300 | — | ps | Measured at 50% point |
| Tsetup | data setup time | 365 | — | ps | Measured at 50% point |
| Tslew | strobe/data rising/falling time | 0.7 | 2 | V/ns | Averaged from 30% – 70% points |

¹ The timings in the table are guaranteed when:
 —AC I/O voltage is between 0.9x to 1x of the I/O supply
 —DDR_SEL configuration bits of the I/O are set to (10)b

4.12.23 USB PHY Parameters

This section describes the USB-OTG PHY and the USB Host port PHY parameters.

The USB PHY meets the electrical compliance requirements defined in the Universal Serial Bus Revision 2.0 OTG, USB Host with the amendments below ([On-The-Go and Embedded Host Supplement to the USB Revision 2.0 Specification](#) is not applicable to Host port).

- USB ENGINEERING CHANGE NOTICE
 - Title: 5V Short Circuit Withstand Requirement Change
 - Applies to: Universal Serial Bus Specification, Revision 2.0
- Errata for USB Revision 2.0 April 27, 2000 as of 12/7/2000
- USB ENGINEERING CHANGE NOTICE
 - Title: Pull-up/Pull-down resistors
 - Applies to: Universal Serial Bus Specification, Revision 2.0
- USB ENGINEERING CHANGE NOTICE
 - Title: Suspend Current Limit Changes
 - Applies to: Universal Serial Bus Specification, Revision 2.0
- USB ENGINEERING CHANGE NOTICE
 - Title: USB 2.0 Phase Locked SOFs
 - Applies to: Universal Serial Bus Specification, Revision 2.0
- On-The-Go and Embedded Host Supplement to the USB Revision 2.0 Specification
 - Revision 2.0 plus errata and ecn June 4, 2010
- Battery Charging Specification (available from USB-IF)
 - Revision 1.2, December 7, 2010
 - Portable device only

5 Boot Mode Configuration

This section provides information on boot mode configuration pins allocation and boot devices interfaces allocation.

5.1 Boot Mode Configuration Pins

Table 93 provides boot options, functionality, fuse values, and associated pins. Several input pins are also sampled at reset and can be used to override fuse values, depending on the value of BT_FUSE_SEL fuse. The boot option pins are in effect when BT_FUSE_SEL fuse is '0' (cleared, which is the case for an unblown fuse). For detailed boot mode options configured by the boot mode pins, see the System Boot chapter of the i.MX 6DualPlus/6QuadPlus reference manual (IMX6DQPRM).

Table 93. Fuses and Associated Pins Used for Boot

| Pin | Direction at Reset | eFuse Name |
|---------------------------------|--------------------|---------------------|
| Boot Mode Selection | | |
| BOOT_MODE1 | Input | Boot Mode Selection |
| BOOT_MODE0 | Input | Boot Mode Selection |
| Boot Options¹ | | |
| EIM_DA0 | Input | BOOT_CFG1[0] |
| EIM_DA1 | Input | BOOT_CFG1[1] |
| EIM_DA2 | Input | BOOT_CFG1[2] |
| EIM_DA3 | Input | BOOT_CFG1[3] |
| EIM_DA4 | Input | BOOT_CFG1[4] |
| EIM_DA5 | Input | BOOT_CFG1[5] |
| EIM_DA6 | Input | BOOT_CFG1[6] |
| EIM_DA7 | Input | BOOT_CFG1[7] |
| EIM_DA8 | Input | BOOT_CFG2[0] |
| EIM_DA9 | Input | BOOT_CFG2[1] |
| EIM_DA10 | Input | BOOT_CFG2[2] |
| EIM_DA11 | Input | BOOT_CFG2[3] |
| EIM_DA12 | Input | BOOT_CFG2[4] |
| EIM_DA13 | Input | BOOT_CFG2[5] |
| EIM_DA14 | Input | BOOT_CFG2[6] |
| EIM_DA15 | Input | BOOT_CFG2[7] |
| EIM_A16 | Input | BOOT_CFG3[0] |
| EIM_A17 | Input | BOOT_CFG3[1] |
| EIM_A18 | Input | BOOT_CFG3[2] |

Table 93. Fuses and Associated Pins Used for Boot (continued)

| Pin | Direction at Reset | eFuse Name |
|----------|--------------------|--------------|
| EIM_A19 | Input | BOOT_CFG3[3] |
| EIM_A20 | Input | BOOT_CFG3[4] |
| EIM_A21 | Input | BOOT_CFG3[5] |
| EIM_A22 | Input | BOOT_CFG3[6] |
| EIM_A23 | Input | BOOT_CFG3[7] |
| EIM_A24 | Input | BOOT_CFG4[0] |
| EIM_WAIT | Input | BOOT_CFG4[1] |
| EIM_LBA | Input | BOOT_CFG4[2] |
| EIM_EB0 | Input | BOOT_CFG4[3] |
| EIM_EB1 | Input | BOOT_CFG4[4] |
| EIM_RW | Input | BOOT_CFG4[5] |
| EIM_EB2 | Input | BOOT_CFG4[6] |
| EIM_EB3 | Input | BOOT_CFG4[7] |

¹ Pin value overrides fuse settings for BT_FUSE_SEL = '0'. Signal Configuration as Fuse Override Input at Power Up. These are special I/O lines that control the boot up configuration during product development. In production, the boot configuration can be controlled by fuses.

5.2 Boot Devices Interfaces Allocation

Table 94 lists the interfaces that can be used by the boot process in accordance with the specific boot mode configuration. The table also describes the interface's specific modes and IOMUXC allocation, which are configured during boot when appropriate.

Table 94. Interfaces Allocation During Boot

| Interface | IP Instance | Allocated Pads During Boot | Comment |
|-----------|-------------|--|---|
| SPI | ECSPI-1 | EIM_D17, EIM_D18, EIM_D16, EIM_EB2, EIM_D19, EIM_D24, EIM_D25 | — |
| SPI | ECSPI-2 | CSI0_DAT10, CSI0_DAT9, CSI0_DAT8, CSI0_DAT11, EIM_LBA, EIM_D24, EIM_D25 | — |
| SPI | ECSPI-3 | DISP0_DAT2, DISP0_DAT1, DISP0_DAT0, DISP0_DAT3, DISP0_DAT4, DISP0_DAT5, DISP0_DAT6 | — |
| SPI | ECSPI-4 | EIM_D22, EIM_D28, EIM_D21, EIM_D20, EIM_A25, EIM_D24, EIM_D25 | — |
| SPI | ECSPI-5 | SD1_DAT0, SD1_CMD, SD1_CLK, SD1_DAT1, SD1_DAT2, SD1_DAT3, SD2_DAT3 | — |
| EIM | EIM | EIM_DA[15:0], EIM_D[31:16], CSI0_DAT[19:4], CSI0_DATA_EN, CSI0_VSYNC | Used for NOR, OneNAND boot Only CS0 is supported |

Table 94. Interfaces Allocation During Boot (continued)

| Interface | IP Instance | Allocated Pads During Boot | Comment |
|------------|-------------|---|--------------------------------|
| NAND Flash | GPMI | NANDF_CLE, NANDF_ALE, NANDF_WP_B, SD4_CMD, SD4_CLK, NANDF_RB0, SD4_DAT0, NANDF_CS0, NANDF_CS1, NANDF_CS2, NANDF_CS3, NANDF_D[7:0] | 8 bit Only CS0 is supported |
| SD/MMC | USDHC-1 | SD1_CLK, SD1_CMD, SD1_DAT0, SD1_DAT1, SD1_DAT2, SD1_DAT3, NANDF_D0, NANDF_D1, NANDF_D2, NANDF_D3, KEY_COL1 | 1, 4, or 8 bit |
| SD/MMC | USDHC-2 | SD2_CLK, SD2_CMD, SD2_DAT0, SD2_DAT1, SD2_DAT2, SD2_DAT3, NANDF_D4, NANDF_D5, NANDF_D6, NANDF_D7, KEY_ROW1 | 1, 4, or 8 bit |
| SD/MMC | USDHC-3 | SD3_CLK, SD3_CMD, SD3_DAT0, SD3_DAT1, SD3_DAT2, SD3_DAT3, SD3_DAT4, SD3_DAT5, SD3_DAT6, SD3_DAT7, GPIO_18 | 1, 4, or 8 bit |
| SD/MMC | USDHC-4 | SD4_CLK, SD4_CMD, SD4_DAT0, SD4_DAT1, SD4_DAT2, SD4_DAT3, SD4_DAT4, SD4_DAT5, SD4_DAT6, SD4_DAT7, NANDF_CS1 | 1, 4, or 8 bit |
| I2C | I2C-1 | EIM_D28, EIM_D21 | — |
| I2C | I2C-2 | EIM_D16, EIM_EB2 | — |
| I2C | I2C-3 | EIM_D18, EIM_D17 | — |
| SATA | SATA_PHY | SATA_TXM, SATA_TXP, SATA_RXP, SATA_RXM, SATA_REXT | — |
| USB | USB-OTG PHY | USB_OTG_DP USB_OTG_DN USB_OTG_VBUS | — |

6 Package Information and Contact Assignments

This section includes the contact assignment information and mechanical package drawing.

6.1 Signal Naming Convention

The signal names of the i.MX6 series of products are standardized to align the signal names within the family and across the documentation. Benefits of this standardization are as follows:

- Signal names are unique within the scope of an SoC and within the series of products
- Searches will return all occurrences of the named signal
- Signal names are consistent between i.MX 6 series products implementing the same modules
- The module instance is incorporated into the signal name

This standardization applies only to signal names. The ball names are preserved to prevent the need to change schematics, BSDL models, IBIS models, and so on.


Throughout this document, the signal names are used except where referenced as a ball name (such as the Functional Contact Assignments table, Ball Map table, and so on). A master list of signal names is in the document, *IMX 6 Series Standardized Signal Name Map* (EB792). This list can be used to map the signal names used in older documentation to the standardized naming conventions.

6.2 21 x 21 mm Package Information

6.2.1 Case FCPBGA, 21 x 21 mm, 0.8 mm Pitch, 25 x 25 Ball Matrix

6.2.1.1 21 x 21 mm Lidded Package

Figure 100 and Figure 101 show the top, bottom, and side views of the 21 × 21 mm lidded package.



| | | |
|---|--------------------------|----------------------------|
| © NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED | MECHANICAL OUTLINE | PRINT VERSION NOT TO SCALE |
| TITLE: 624 I/O FC PBGA, 21 X 21 X 2 PKG, 0.8 MM PITCH, STAMPED LID | DOCUMENT NO: 98ASA00330D | REV: E |
| | STANDARD: NON-JEDEC | |
| | SOT1643-1 | 07 JAN 2016 |

Figure 100. 21 x 21 mm Lidded Package Top, Bottom, and Side Views (Sheet 1 of 2)

NOTES:


1. ALL DIMENSIONS IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
3. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.
4. DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
5. PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.
6. 21.2MM MAXIMUM PACKAGE ASSEMBLY (LID + LAMINATE) X AND Y.

| | | |
|---|--------------------------|----------------------------|
| © NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED | MECHANICAL OUTLINE | PRINT VERSION NOT TO SCALE |
| TITLE: 624 I/O FC PBGA, 21 X 21 X 2 PKG, 0.8 MM PITCH, STAMPED LID | DOCUMENT NO: 98ASA00330D | REV: E |
| | STANDARD: NON-JEDEC | |
| | SOT1643-1 | 07 JAN 2016 |

Figure 101. 21 x 21 mm Lidded Package Top, Bottom, and Side Views (Sheet 2 of 2)

6.2.1.2 21 x 21 mm Non-Lidded (Bare Die) Package

Figure 103 and Figure 103 show the top, bottom, and side views of the 21 × 21 mm bare die package.



| | | |
|--|--------------------------|----------------------------|
| © NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED | MECHANICAL OUTLINE | PRINT VERSION NOT TO SCALE |
| TITLE: 624 I/O FC PBGA, 21 X 21 PKG, 0.8 MM PITCH, NO LID | DOCUMENT NO: 98ASA00329D | REV: B |
| | STANDARD: JEDEC MS-034 | |
| | SOT1642-1 | 07 JAN 2016 |

Figure 102. 21 x 21 mm Bare Die Package Top, Bottom, and Side Views (Sheet 1 of 2)

NOTES:

1. ALL DIMENSIONS IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M–1994.
3. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.
4. DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
5. PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

| | | |
|--|--------------------------|----------------------------|
| © NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED | MECHANICAL OUTLINE | PRINT VERSION NOT TO SCALE |
| TITLE: 624 I/O FC PBGA, 21 X 21 PKG, 0.8 MM PITCH, NO LID | DOCUMENT NO: 98ASA00329D | REV: B |
| | STANDARD: JEDEC MS–034 | |
| | SOT1642–1 | 07 JAN 2016 |

Figure 103. 21 x 21 mm Bare Die Package Top, Bottom, and Side Views (Sheet 2 of 2)

6.2.2 21 x 21 mm Ground, Power, Sense, and Reference Contact Assignments

Table 95 shows the device connection list for ground, power, sense, and reference contact signals.

Table 95. 21 x 21 mm Supplies Contact Assignment

| Supply Rail Name | Ball(s) Position(s) | Remark |
|------------------|---|--|
| CSI_REXT | D4 | — |
| DRAM_VREF | AC2 | — |
| DSI_REXT | G4 | — |
| FA_ANA | A5 | — |
| GND | A13, A25, A4, A8, AA10, AA13, AA16, AA19, AA22, AD4, D3, F8, J15, L10, M15, P15, T15, U8, W17, AA7, AD7, D6, G10, J18, L12, M18, P18, T17, V19, W18, AB24, AE1, D8, G19, J2, L15, M8, P8, T19, V8, W19, AB3, AE25, E5, G3, J8, L18, N10, R12, T8, W10, W3, AD10, B4, E6, H12, K10, L2, N15, R15, U11, W11, W7, AD13, C1, E7, H15, K12, L5, N18, R17, U12, W12, W8, AD16, C10, F5, H18, K15, L8, N8, R8, U15, W13, W9, AD19, C4, F6, H8, K18, M10, P10, T11, U17, W15, Y24, AD22, C6, F7, J12, K8, M12, P12, T12, U19, W16, Y5 | — |
| GPANAIO | C8 | Analog output for NXP use only. This output must remain unconnected |
| HDMI_DDCCEC | K2 | Analog ground reference for the Hot Plug detect signal |
| HDMI_REF | J1 | — |
| HDMI_VP | L7 | — |
| HDMI_VPH | M7 | — |
| NVCC_CSI | N7 | Supply of the camera sensor interface |
| NVCC_DRAM | R18, T18, U18, V10, V11, V12, V13, V14, V15, V16, V17, V18, V9 | Supply of the DDR interface |
| NVCC_EIM0 | K19 | Supply of the EIM interface |
| NVCC_EIM1 | L19 | Supply of the EIM interface |
| NVCC_EIM2 | M19 | Supply of the EIM interface |
| NVCC_ENET | R19 | Supply of the ENET interface |
| NVCC_GPIO | P7 | Supply of the GPIO interface |
| NVCC_JTAG | J7 | Supply of the JTAG tap controller interface |
| NVCC_LCD | P19 | Supply of the LCD interface |
| NVCC_LVDS2P5 | V7 | Supply of the LVDS display interface and DDR pre-drivers. Even if the LVDS interface is not used, this supply must remain powered. |

Table 95. 21 x 21 mm Supplies Contact Assignment (continued)

| Supply Rail Name | Ball(s) Position(s) | Remark |
|------------------|--|---|
| NVCC_MIPI | K7 | Supply of the MIPI interface |
| NVCC_NANDF | G15 | Supply of the RAW NAND Flash Memories interface |
| NVCC_PLL_OUT | E8 | — |
| NVCC_RGMII | G18 | Supply of the ENET interface |
| NVCC_SD1 | G16 | Supply of the SD card interface |
| NVCC_SD2 | G17 | Supply of the SD card interface |
| NVCC_SD3 | G14 | Supply of the SD card interface |
| PCIE_VP | H7 | — |
| PCIE_REXT | A2 | — |
| PCIE_VPH | G7 | PCI PHY supply |
| PCIE_VPTX | G8 | PCI PHY supply |
| SATA_REXT | C14 | — |
| SATA_VP | G13 | — |
| SATA_VPH | G12 | — |
| USB_H1_VBUS | D10 | — |
| USB_OTG_VBUS | E9 | — |
| VDD_CACHE_CAP | N12 | Cache supply input. This input should be connected to (driven by) VDD_SOC_CAP. The external capacitor used for VDD_SOC_CAP is sufficient for this supply. |
| VDD_FA | B5 | — |
| VDD_SNV5_CAP | G9 | Secondary supply for the SNVS (internal regulator output—requires capacitor if internal regulator is used) |
| VDD_SNV5_IN | G11 | Primary supply for the SNVS regulator |
| VDDARM_CAP | H13, J13, K13, L13, M13, N13, P13, R13 | Secondary supply for the ARM0 and ARM1 cores (internal regulator output—requires capacitor if internal regulator is used) |
| VDDARM_IN | H14, J14, K14, L14, M14, N14, P14, R14 | Primary supply for the ARM0 and ARM1 core regulator |
| VDDARM23_CAP | H11, J11, K11, L11, M11, N11, P11, R11 | Secondary supply for the ARM2 and ARM3 cores (internal regulator output—requires capacitor if internal regulator is used) |
| VDDARM23_IN | K9, L9, M9, N9, P9, R9, T9, U9 | Primary supply for the ARM2 and ARM3 core regulator |

Table 95. 21 x 21 mm Supplies Contact Assignment (continued)

| Supply Rail Name | Ball(s) Position(s) | Remark |
|------------------|--|--|
| VDDHIGH_CAP | H10, J10 | Secondary supply for the 2.5 V domain (internal regulator output—requires capacitor if internal regulator is used) |
| VDDHIGH_IN | H9, J9 | Primary supply for the 2.5 V regulator |
| VDDPU_CAP | H17, J17, K17, L17, M17, N17, P17 | Secondary supply for the VPU and GPU (internal regulator output—requires capacitor if internal regulator is used) |
| VDDSOC_CAP | R10, T10, T13, T14, U10, U13, U14 | Secondary supply for the SoC and PU (internal regulator output—requires capacitor if internal regulator is used) |
| VDDSOC_IN | H16, J16, K16, L16, M16, N16, P16, R16, T16, U16 | Primary supply for the SoC and PU regulators |
| VDDUSB_CAP | F9 | Secondary supply for the 3 V domain (internal regulator output—requires capacitor if internal regulator is used) |
| ZQPAD | AE17 | Connect ZQPAD to an external 240Ω 1% resistor to GND. This is a reference used during DRAM output buffer driver calibration. |

6.2.3 21 x 21 mm Functional Contact Assignments

Table 96 displays an alpha-sorted list of the signal assignments including power rails. The table also includes out of reset pad state.

Table 96. 21 x 21 mm Functional Contact Assignments

| Ball Name | Ball | Power Group | Ball Type | Out of Reset Condition ¹ | | | |
|------------|------|--------------|-----------|-------------------------------------|--------------------------------|--------------|--------------------|
| | | | | Default Mode (Reset Mode) | Default Function (Signal Name) | Input/Output | Value ² |
| BOOT_MODE0 | C12 | VDD_SNVS_IN | GPIO | ALT0 | SRC_BOOT_MODE0 | Input | PD (100K) |
| BOOT_MODE1 | F12 | VDD_SNVS_IN | GPIO | ALT0 | SRC_BOOT_MODE1 | Input | PD (100K) |
| CLK1_N | C7 | VDD_HIGH_CAP | — | — | CLK1_N | — | — |
| CLK1_P | D7 | VDD_HIGH_CAP | — | — | CLK1_P | — | — |
| CLK2_N | C5 | VDD_HIGH_CAP | — | — | CLK2_N | — | — |
| CLK2_P | D5 | VDD_HIGH_CAP | — | — | CLK2_P | — | — |
| CSI_CLK0M | F4 | NVCC_MIPI | — | — | CSI_CLK_N | — | — |
| CSI_CLK0P | F3 | NVCC_MIPI | — | — | CSI_CLK_P | — | — |
| CSI_D0M | E4 | NVCC_MIPI | — | — | CSI_DATA0_N | — | — |
| CSI_D0P | E3 | NVCC_MIPI | — | — | CSI_DATA0_P | — | — |
| CSI_D1M | D1 | NVCC_MIPI | — | — | CSI_DATA1_N | — | — |

Table 96. 21 x 21 mm Functional Contact Assignments (continued)

| Ball Name | Ball | Power Group | Ball Type | Out of Reset Condition ¹ | | | |
|--------------|------|-------------|-----------|-------------------------------------|--------------------------------|--------------|--------------------|
| | | | | Default Mode (Reset Mode) | Default Function (Signal Name) | Input/Output | Value ² |
| CSI_D1P | D2 | NVCC_MIPI | — | — | CSI_DATA1_P | — | — |
| CSI_D2M | E1 | NVCC_MIPI | — | — | CSI_DATA2_N | — | — |
| CSI_D2P | E2 | NVCC_MIPI | — | — | CSI_DATA2_P | — | — |
| CSI_D3M | F2 | NVCC_MIPI | — | — | CSI_DATA3_N | — | — |
| CSI_D3P | F1 | NVCC_MIPI | — | — | CSI_DATA3_P | — | — |
| CSI0_DAT10 | M1 | NVCC_CSI | GPIO | ALT5 | GPIO5_IO28 | Input | PU (100K) |
| CSI0_DAT11 | M3 | NVCC_CSI | GPIO | ALT5 | GPIO5_IO29 | Input | PU (100K) |
| CSI0_DAT12 | M2 | NVCC_CSI | GPIO | ALT5 | GPIO5_IO30 | Input | PU (100K) |
| CSI0_DAT13 | L1 | NVCC_CSI | GPIO | ALT5 | GPIO5_IO31 | Input | PU (100K) |
| CSI0_DAT14 | M4 | NVCC_CSI | GPIO | ALT5 | GPIO6_IO00 | Input | PU (100K) |
| CSI0_DAT15 | M5 | NVCC_CSI | GPIO | ALT5 | GPIO6_IO01 | Input | PU (100K) |
| CSI0_DAT16 | L4 | NVCC_CSI | GPIO | ALT5 | GPIO6_IO02 | Input | PU (100K) |
| CSI0_DAT17 | L3 | NVCC_CSI | GPIO | ALT5 | GPIO6_IO03 | Input | PU (100K) |
| CSI0_DAT18 | M6 | NVCC_CSI | GPIO | ALT5 | GPIO6_IO04 | Input | PU (100K) |
| CSI0_DAT19 | L6 | NVCC_CSI | GPIO | ALT5 | GPIO6_IO05 | Input | PU (100K) |
| CSI0_DAT4 | N1 | NVCC_CSI | GPIO | ALT5 | GPIO5_IO22 | Input | PU (100K) |
| CSI0_DAT5 | P2 | NVCC_CSI | GPIO | ALT5 | GPIO5_IO23 | Input | PU (100K) |
| CSI0_DAT6 | N4 | NVCC_CSI | GPIO | ALT5 | GPIO5_IO24 | Input | PU (100K) |
| CSI0_DAT7 | N3 | NVCC_CSI | GPIO | ALT5 | GPIO5_IO25 | Input | PU (100K) |
| CSI0_DAT8 | N6 | NVCC_CSI | GPIO | ALT5 | GPIO5_IO26 | Input | PU (100K) |
| CSI0_DAT9 | N5 | NVCC_CSI | GPIO | ALT5 | GPIO5_IO27 | Input | PU (100K) |
| CSI0_DATA_EN | P3 | NVCC_CSI | GPIO | ALT5 | GPIO5_IO20 | Input | PU (100K) |
| CSI0_MCLK | P4 | NVCC_CSI | GPIO | ALT5 | GPIO5_IO19 | Input | PU (100K) |
| CSI0_PIXCLK | P1 | NVCC_CSI | GPIO | ALT5 | GPIO5_IO18 | Input | PU (100K) |
| CSI0_VSYNC | N2 | NVCC_CSI | GPIO | ALT5 | GPIO5_IO21 | Input | PU (100K) |
| DI0_DISP_CLK | N19 | NVCC_LCD | GPIO | ALT5 | GPIO4_IO16 | Input | PU (100K) |
| DI0_PIN15 | N21 | NVCC_LCD | GPIO | ALT5 | GPIO4_IO17 | Input | PU (100K) |
| DI0_PIN2 | N25 | NVCC_LCD | GPIO | ALT5 | GPIO4_IO18 | Input | PU (100K) |
| DI0_PIN3 | N20 | NVCC_LCD | GPIO | ALT5 | GPIO4_IO19 | Input | PU (100K) |
| DI0_PIN4 | P25 | NVCC_LCD | GPIO | ALT5 | GPIO4_IO20 | Input | PU (100K) |
| DISP0_DAT0 | P24 | NVCC_LCD | GPIO | ALT5 | GPIO4_IO21 | Input | PU (100K) |
| DISP0_DAT1 | P22 | NVCC_LCD | GPIO | ALT5 | GPIO4_IO22 | Input | PU (100K) |
| DISP0_DAT10 | R21 | NVCC_LCD | GPIO | ALT5 | GPIO4_IO31 | Input | PU (100K) |
| DISP0_DAT11 | T23 | NVCC_LCD | GPIO | ALT5 | GPIO5_IO05 | Input | PU (100K) |
| DISP0_DAT12 | T24 | NVCC_LCD | GPIO | ALT5 | GPIO5_IO06 | Input | PU (100K) |
| DISP0_DAT13 | R20 | NVCC_LCD | GPIO | ALT5 | GPIO5_IO07 | Input | PU (100K) |

Table 96. 21 x 21 mm Functional Contact Assignments (continued)

| Ball Name | Ball | Power Group | Ball Type | Out of Reset Condition ¹ | | | |
|-------------|------|-------------|-----------|-------------------------------------|--------------------------------|--------------|--------------------|
| | | | | Default Mode (Reset Mode) | Default Function (Signal Name) | Input/Output | Value ² |
| DISP0_DAT14 | U25 | NVCC_LCD | GPIO | ALT5 | GPIO5_IO08 | Input | PU (100K) |
| DISP0_DAT15 | T22 | NVCC_LCD | GPIO | ALT5 | GPIO5_IO09 | Input | PU (100K) |
| DISP0_DAT16 | T21 | NVCC_LCD | GPIO | ALT5 | GPIO5_IO10 | Input | PU (100K) |
| DISP0_DAT17 | U24 | NVCC_LCD | GPIO | ALT5 | GPIO5_IO11 | Input | PU (100K) |
| DISP0_DAT18 | V25 | NVCC_LCD | GPIO | ALT5 | GPIO5_IO12 | Input | PU (100K) |
| DISP0_DAT19 | U23 | NVCC_LCD | GPIO | ALT5 | GPIO5_IO13 | Input | PU (100K) |
| DISP0_DAT2 | P23 | NVCC_LCD | GPIO | ALT5 | GPIO4_IO23 | Input | PU (100K) |
| DISP0_DAT20 | U22 | NVCC_LCD | GPIO | ALT5 | GPIO5_IO14 | Input | PU (100K) |
| DISP0_DAT21 | T20 | NVCC_LCD | GPIO | ALT5 | GPIO5_IO15 | Input | PU (100K) |
| DISP0_DAT22 | V24 | NVCC_LCD | GPIO | ALT5 | GPIO5_IO16 | Input | PU (100K) |
| DISP0_DAT23 | W24 | NVCC_LCD | GPIO | ALT5 | GPIO5_IO17 | Input | PU (100K) |
| DISP0_DAT3 | P21 | NVCC_LCD | GPIO | ALT5 | GPIO4_IO24 | Input | PU (100K) |
| DISP0_DAT4 | P20 | NVCC_LCD | GPIO | ALT5 | GPIO4_IO25 | Input | PU (100K) |
| DISP0_DAT5 | R25 | NVCC_LCD | GPIO | ALT5 | GPIO4_IO26 | Input | PU (100K) |
| DISP0_DAT6 | R23 | NVCC_LCD | GPIO | ALT5 | GPIO4_IO27 | Input | PU (100K) |
| DISP0_DAT7 | R24 | NVCC_LCD | GPIO | ALT5 | GPIO4_IO28 | Input | PU (100K) |
| DISP0_DAT8 | R22 | NVCC_LCD | GPIO | ALT5 | GPIO4_IO29 | Input | PU (100K) |
| DISP0_DAT9 | T25 | NVCC_LCD | GPIO | ALT5 | GPIO4_IO30 | Input | PU (100K) |
| DRAM_A0 | AC14 | NVCC_DRAM | DDR | ALT0 | DRAM_ADDR00 | Output | 0 |
| DRAM_A1 | AB14 | NVCC_DRAM | DDR | ALT0 | DRAM_ADDR01 | Output | 0 |
| DRAM_A10 | AA15 | NVCC_DRAM | DDR | ALT0 | DRAM_ADDR10 | Output | 0 |
| DRAM_A11 | AC12 | NVCC_DRAM | DDR | ALT0 | DRAM_ADDR11 | Output | 0 |
| DRAM_A12 | AD12 | NVCC_DRAM | DDR | ALT0 | DRAM_ADDR12 | Output | 0 |
| DRAM_A13 | AC17 | NVCC_DRAM | DDR | ALT0 | DRAM_ADDR13 | Output | 0 |
| DRAM_A14 | AA12 | NVCC_DRAM | DDR | ALT0 | DRAM_ADDR14 | Output | 0 |
| DRAM_A15 | Y12 | NVCC_DRAM | DDR | ALT0 | DRAM_ADDR15 | Output | 0 |
| DRAM_A2 | AA14 | NVCC_DRAM | DDR | ALT0 | DRAM_ADDR02 | Output | 0 |
| DRAM_A3 | Y14 | NVCC_DRAM | DDR | ALT0 | DRAM_ADDR03 | Output | 0 |
| DRAM_A4 | W14 | NVCC_DRAM | DDR | ALT0 | DRAM_ADDR04 | Output | 0 |
| DRAM_A5 | AE13 | NVCC_DRAM | DDR | ALT0 | DRAM_ADDR05 | Output | 0 |
| DRAM_A6 | AC13 | NVCC_DRAM | DDR | ALT0 | DRAM_ADDR06 | Output | 0 |
| DRAM_A7 | Y13 | NVCC_DRAM | DDR | ALT0 | DRAM_ADDR07 | Output | 0 |
| DRAM_A8 | AB13 | NVCC_DRAM | DDR | ALT0 | DRAM_ADDR08 | Output | 0 |
| DRAM_A9 | AE12 | NVCC_DRAM | DDR | ALT0 | DRAM_ADDR09 | Output | 0 |
| DRAM_CAS | AE16 | NVCC_DRAM | DDR | ALT0 | DRAM_CAS_B | Output | 0 |
| DRAM_CS0 | Y16 | NVCC_DRAM | DDR | ALT0 | DRAM_CS0_B | Output | 0 |

Table 96. 21 x 21 mm Functional Contact Assignments (continued)

| Ball Name | Ball | Power Group | Ball Type | Out of Reset Condition ¹ | | | |
|-----------|------|-------------|-----------|-------------------------------------|--------------------------------|--------------|--------------------|
| | | | | Default Mode (Reset Mode) | Default Function (Signal Name) | Input/Output | Value ² |
| DRAM_CS1 | AD17 | NVCC_DRAM | DDR | ALT0 | DRAM_CS1_B | Output | 0 |
| DRAM_D0 | AD2 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA00 | Input | PU (100K) |
| DRAM_D1 | AE2 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA01 | Input | PU (100K) |
| DRAM_D10 | AA6 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA10 | Input | PU (100K) |
| DRAM_D11 | AE7 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA11 | Input | PU (100K) |
| DRAM_D12 | AB5 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA12 | Input | PU (100K) |
| DRAM_D13 | AC5 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA13 | Input | PU (100K) |
| DRAM_D14 | AB6 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA14 | Input | PU (100K) |
| DRAM_D15 | AC7 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA15 | Input | PU (100K) |
| DRAM_D16 | AB7 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA16 | Input | PU (100K) |
| DRAM_D17 | AA8 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA17 | Input | PU (100K) |
| DRAM_D18 | AB9 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA18 | Input | PU (100K) |
| DRAM_D19 | Y9 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA19 | Input | PU (100K) |
| DRAM_D2 | AC4 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA02 | Input | PU (100K) |
| DRAM_D20 | Y7 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA20 | Input | PU (100K) |
| DRAM_D21 | Y8 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA21 | Input | PU (100K) |
| DRAM_D22 | AC8 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA22 | Input | PU (100K) |
| DRAM_D23 | AA9 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA23 | Input | PU (100K) |
| DRAM_D24 | AE9 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA24 | Input | PU (100K) |
| DRAM_D25 | Y10 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA25 | Input | PU (100K) |
| DRAM_D26 | AE11 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA26 | Input | PU (100K) |
| DRAM_D27 | AB11 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA27 | Input | PU (100K) |
| DRAM_D28 | AC9 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA28 | Input | PU (100K) |
| DRAM_D29 | AD9 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA29 | Input | PU (100K) |
| DRAM_D3 | AA5 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA03 | Input | PU (100K) |
| DRAM_D30 | AD11 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA30 | Input | PU (100K) |
| DRAM_D31 | AC11 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA31 | Input | PU (100K) |
| DRAM_D32 | AA17 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA32 | Input | PU (100K) |
| DRAM_D33 | AA18 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA33 | Input | PU (100K) |
| DRAM_D34 | AC18 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA34 | Input | PU (100K) |
| DRAM_D35 | AE19 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA35 | Input | PU (100K) |
| DRAM_D36 | Y17 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA36 | Input | PU (100K) |
| DRAM_D37 | Y18 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA37 | Input | PU (100K) |
| DRAM_D38 | AB19 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA38 | Input | PU (100K) |
| DRAM_D39 | AC19 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA39 | Input | PU (100K) |
| DRAM_D4 | AC1 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA04 | Input | PU (100K) |

Table 96. 21 x 21 mm Functional Contact Assignments (continued)

| Ball Name | Ball | Power Group | Ball Type | Out of Reset Condition ¹ | | | |
|-----------|------|-------------|-----------|-------------------------------------|--------------------------------|--------------|--------------------|
| | | | | Default Mode (Reset Mode) | Default Function (Signal Name) | Input/Output | Value ² |
| DRAM_D40 | Y19 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA40 | Input | PU (100K) |
| DRAM_D41 | AB20 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA41 | Input | PU (100K) |
| DRAM_D42 | AB21 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA42 | Input | PU (100K) |
| DRAM_D43 | AD21 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA43 | Input | PU (100K) |
| DRAM_D44 | Y20 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA44 | Input | PU (100K) |
| DRAM_D45 | AA20 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA45 | Input | PU (100K) |
| DRAM_D46 | AE21 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA46 | Input | PU (100K) |
| DRAM_D47 | AC21 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA47 | Input | PU (100K) |
| DRAM_D48 | AC22 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA48 | Input | PU (100K) |
| DRAM_D49 | AE22 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA49 | Input | PU (100K) |
| DRAM_D5 | AD1 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA05 | Input | PU (100K) |
| DRAM_D50 | AE24 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA50 | Input | PU (100K) |
| DRAM_D51 | AC24 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA51 | Input | PU (100K) |
| DRAM_D52 | AB22 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA52 | Input | PU (100K) |
| DRAM_D53 | AC23 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA53 | Input | PU (100K) |
| DRAM_D54 | AD25 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA54 | Input | PU (100K) |
| DRAM_D55 | AC25 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA55 | Input | PU (100K) |
| DRAM_D56 | AB25 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA56 | Input | PU (100K) |
| DRAM_D57 | AA21 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA57 | Input | PU (100K) |
| DRAM_D58 | Y25 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA58 | Input | PU (100K) |
| DRAM_D59 | Y22 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA59 | Input | PU (100K) |
| DRAM_D6 | AB4 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA06 | Input | PU (100K) |
| DRAM_D60 | AB23 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA60 | Input | PU (100K) |
| DRAM_D61 | AA23 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA61 | Input | PU (100K) |
| DRAM_D62 | Y23 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA62 | Input | PU (100K) |
| DRAM_D63 | W25 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA63 | Input | PU (100K) |
| DRAM_D7 | AE4 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA07 | Input | PU (100K) |
| DRAM_D8 | AD5 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA08 | Input | PU (100K) |
| DRAM_D9 | AE5 | NVCC_DRAM | DDR | ALT0 | DRAM_DATA09 | Input | PU (100K) |
| DRAM_DQM0 | AC3 | NVCC_DRAM | DDR | ALT0 | DRAM_DQM0 | Output | 0 |
| DRAM_DQM1 | AC6 | NVCC_DRAM | DDR | ALT0 | DRAM_DQM1 | Output | 0 |
| DRAM_DQM2 | AB8 | NVCC_DRAM | DDR | ALT0 | DRAM_DQM2 | Output | 0 |
| DRAM_DQM3 | AE10 | NVCC_DRAM | DDR | ALT0 | DRAM_DQM3 | Output | 0 |
| DRAM_DQM4 | AB18 | NVCC_DRAM | DDR | ALT0 | DRAM_DQM4 | Output | 0 |
| DRAM_DQM5 | AC20 | NVCC_DRAM | DDR | ALT0 | DRAM_DQM5 | Output | 0 |
| DRAM_DQM6 | AD24 | NVCC_DRAM | DDR | ALT0 | DRAM_DQM6 | Output | 0 |

Table 96. 21 x 21 mm Functional Contact Assignments (continued)

| Ball Name | Ball | Power Group | Ball Type | Out of Reset Condition ¹ | | | |
|----------------|------|-------------|-----------|-------------------------------------|--------------------------------|--------------|--------------------|
| | | | | Default Mode (Reset Mode) | Default Function (Signal Name) | Input/Output | Value ² |
| DRAM_DQM7 | Y21 | NVCC_DRAM | DDR | ALT0 | DRAM_DQM7 | Output | 0 |
| DRAM_RAS | AB15 | NVCC_DRAM | DDR | ALT0 | DRAM_RAS_B | Output | 0 |
| DRAM_RESET | Y6 | NVCC_DRAM | DDR | ALT0 | DRAM_RESET | Output | 0 |
| DRAM_SDBA0 | AC15 | NVCC_DRAM | DDR | ALT0 | DRAM_SDBA0 | Output | 0 |
| DRAM_SDBA1 | Y15 | NVCC_DRAM | DDR | ALT0 | DRAM_SDBA1 | Output | 0 |
| DRAM_SDBA2 | AB12 | NVCC_DRAM | DDR | ALT0 | DRAM_SDBA2 | Output | 0 |
| DRAM_SDCKE0 | Y11 | NVCC_DRAM | DDR | ALT0 | DRAM_SDCKE0 | Output | 0 |
| DRAM_SDCKE1 | AA11 | NVCC_DRAM | DDR | ALT0 | DRAM_SDCKE1 | Output | 0 |
| DRAM_SDCLK_0 | AD15 | NVCC_DRAM | DDRCLK | ALT0 | DRAM_SDCLK0_P | Output | 0 |
| DRAM_SDCLK_0_B | AE15 | NVCC_DRAM | DDRCLK | — | DRAM_SDCLK0_N | — | — |
| DRAM_SDCLK_1 | AD14 | NVCC_DRAM | DDRCLK | ALT0 | DRAM_SDCLK1_P | Output | 0 |
| DRAM_SDCLK_1_B | AE14 | NVCC_DRAM | DDRCLK | — | DRAM_SDCLK1_N | — | — |
| DRAM_SDOT0 | AC16 | NVCC_DRAM | DDR | ALT0 | DRAM_ODT0 | Output | 0 |
| DRAM_SDOT1 | AB17 | NVCC_DRAM | DDR | ALT0 | DRAM_ODT1 | Output | 0 |
| DRAM_SDQS0 | AE3 | NVCC_DRAM | DDRCLK | ALT0 | DRAM_SDQS0_P | Input | Hi-Z |
| DRAM_SDQS0_B | AD3 | NVCC_DRAM | DDRCLK | — | DRAM_SDQS0_N | — | — |
| DRAM_SDQS1 | AD6 | NVCC_DRAM | DDRCLK | ALT0 | DRAM_SDQS1_P | Input | Hi-Z |
| DRAM_SDQS1_B | AE6 | NVCC_DRAM | DDRCLK | — | DRAM_SDQS1_N | — | — |
| DRAM_SDQS2 | AD8 | NVCC_DRAM | DDRCLK | ALT0 | DRAM_SDQS2_P | Input | Hi-Z |
| DRAM_SDQS2_B | AE8 | NVCC_DRAM | DDRCLK | — | DRAM_SDQS2_N | — | — |
| DRAM_SDQS3 | AC10 | NVCC_DRAM | DDRCLK | ALT0 | DRAM_SDQS3_P | Input | Hi-Z |
| DRAM_SDQS3_B | AB10 | NVCC_DRAM | DDRCLK | — | DRAM_SDQS3_N | — | — |
| DRAM_SDQS4 | AD18 | NVCC_DRAM | DDRCLK | ALT0 | DRAM_SDQS4_P | Input | Hi-Z |
| DRAM_SDQS4_B | AE18 | NVCC_DRAM | DDRCLK | — | DRAM_SDQS4_N | — | — |
| DRAM_SDQS5 | AD20 | NVCC_DRAM | DDRCLK | ALT0 | DRAM_SDQS5_P | Input | Hi-Z |
| DRAM_SDQS5_B | AE20 | NVCC_DRAM | DDRCLK | — | DRAM_SDQS5_N | — | — |
| DRAM_SDQS6 | AD23 | NVCC_DRAM | DDRCLK | ALT0 | DRAM_SDQS6_P | Input | Hi-Z |
| DRAM_SDQS6_B | AE23 | NVCC_DRAM | DDRCLK | — | DRAM_SDQS6_N | — | — |
| DRAM_SDQS7 | AA25 | NVCC_DRAM | DDRCLK | ALT0 | DRAM_SDQS7_P | Input | Hi-Z |
| DRAM_SDQS7_B | AA24 | NVCC_DRAM | DDRCLK | — | DRAM_SDQS7_N | — | — |
| DRAM_SDWE | AB16 | NVCC_DRAM | DDR | ALT0 | DRAM_SDWE_B | Output | 0 |
| DSI_CLK0M | H3 | NVCC_MIPI | — | — | DSI_CLK_N | — | — |
| DSI_CLK0P | H4 | NVCC_MIPI | — | — | DSI_CLK_P | — | — |
| DSI_D0M | G2 | NVCC_MIPI | — | — | DSI_DATA0_N | — | — |
| DSI_D0P | G1 | NVCC_MIPI | — | — | DSI_DATA0_P | — | — |
| DSI_D1M | H2 | NVCC_MIPI | — | — | DSI_DATA1_N | — | — |

Table 96. 21 x 21 mm Functional Contact Assignments (continued)

| Ball Name | Ball | Power Group | Ball Type | Out of Reset Condition ¹ | | | |
|-----------|------|-------------|-----------|-------------------------------------|--------------------------------|--------------|--------------------|
| | | | | Default Mode (Reset Mode) | Default Function (Signal Name) | Input/Output | Value ² |
| DSI_D1P | H1 | NVCC_MIPI | — | — | DSI_DATA1_P | — | — |
| EIM_A16 | H25 | NVCC_EIM1 | GPIO | ALT0 | EIM_ADDR16 | Output | 0 |
| EIM_A17 | G24 | NVCC_EIM1 | GPIO | ALT0 | EIM_ADDR17 | Output | 0 |
| EIM_A18 | J22 | NVCC_EIM1 | GPIO | ALT0 | EIM_ADDR18 | Output | 0 |
| EIM_A19 | G25 | NVCC_EIM1 | GPIO | ALT0 | EIM_ADDR19 | Output | 0 |
| EIM_A20 | H22 | NVCC_EIM1 | GPIO | ALT0 | EIM_ADDR20 | Output | 0 |
| EIM_A21 | H23 | NVCC_EIM1 | GPIO | ALT0 | EIM_ADDR21 | Output | 0 |
| EIM_A22 | F24 | NVCC_EIM1 | GPIO | ALT0 | EIM_ADDR22 | Output | 0 |
| EIM_A23 | J21 | NVCC_EIM1 | GPIO | ALT0 | EIM_ADDR23 | Output | 0 |
| EIM_A24 | F25 | NVCC_EIM1 | GPIO | ALT0 | EIM_ADDR24 | Output | 0 |
| EIM_A25 | H19 | NVCC_EIM0 | GPIO | ALT0 | EIM_ADDR25 | Output | 0 |
| EIM_BCLK | N22 | NVCC_EIM2 | GPIO | ALT0 | EIM_BCLK | Output | 0 |
| EIM_CS0 | H24 | NVCC_EIM1 | GPIO | ALT0 | EIM_CS0_B | Output | 1 |
| EIM_CS1 | J23 | NVCC_EIM1 | GPIO | ALT0 | EIM_CS1_B | Output | 1 |
| EIM_D16 | C25 | NVCC_EIM0 | GPIO | ALT5 | GPIO3_IO16 | Input | PU (100K) |
| EIM_D17 | F21 | NVCC_EIM0 | GPIO | ALT5 | GPIO3_IO17 | Input | PU (100K) |
| EIM_D18 | D24 | NVCC_EIM0 | GPIO | ALT5 | GPIO3_IO18 | Input | PU (100K) |
| EIM_D19 | G21 | NVCC_EIM0 | GPIO | ALT5 | GPIO3_IO19 | Input | PU (100K) |
| EIM_D20 | G20 | NVCC_EIM0 | GPIO | ALT5 | GPIO3_IO20 | Input | PU (100K) |
| EIM_D21 | H20 | NVCC_EIM0 | GPIO | ALT5 | GPIO3_IO21 | Input | PU (100K) |
| EIM_D22 | E23 | NVCC_EIM0 | GPIO | ALT5 | GPIO3_IO22 | Input | PD (100K) |
| EIM_D23 | D25 | NVCC_EIM0 | GPIO | ALT5 | GPIO3_IO23 | Input | PU (100K) |
| EIM_D24 | F22 | NVCC_EIM0 | GPIO | ALT5 | GPIO3_IO24 | Input | PU (100K) |
| EIM_D25 | G22 | NVCC_EIM0 | GPIO | ALT5 | GPIO3_IO25 | Input | PU (100K) |
| EIM_D26 | E24 | NVCC_EIM0 | GPIO | ALT5 | GPIO3_IO26 | Input | PU (100K) |
| EIM_D27 | E25 | NVCC_EIM0 | GPIO | ALT5 | GPIO3_IO27 | Input | PU (100K) |
| EIM_D28 | G23 | NVCC_EIM0 | GPIO | ALT5 | GPIO3_IO28 | Input | PU (100K) |
| EIM_D29 | J19 | NVCC_EIM0 | GPIO | ALT5 | GPIO3_IO29 | Input | PU (100K) |
| EIM_D30 | J20 | NVCC_EIM0 | GPIO | ALT5 | GPIO3_IO30 | Input | PU (100K) |
| EIM_D31 | H21 | NVCC_EIM0 | GPIO | ALT5 | GPIO3_IO31 | Input | PD (100K) |
| EIM_DA0 | L20 | NVCC_EIM2 | GPIO | ALT0 | EIM_AD00 | Input | PU (100K) |
| EIM_DA1 | J25 | NVCC_EIM2 | GPIO | ALT0 | EIM_AD01 | Input | PU (100K) |
| EIM_DA2 | L21 | NVCC_EIM2 | GPIO | ALT0 | EIM_AD02 | Input | PU (100K) |
| EIM_DA3 | K24 | NVCC_EIM2 | GPIO | ALT0 | EIM_AD03 | Input | PU (100K) |
| EIM_DA4 | L22 | NVCC_EIM2 | GPIO | ALT0 | EIM_AD04 | Input | PU (100K) |
| EIM_DA5 | L23 | NVCC_EIM2 | GPIO | ALT0 | EIM_AD05 | Input | PU (100K) |

Table 96. 21 x 21 mm Functional Contact Assignments (continued)

| Ball Name | Ball | Power Group | Ball Type | Out of Reset Condition ¹ | | | |
|---------------------------|------|-------------|-----------|-------------------------------------|--------------------------------|--------------|--------------------|
| | | | | Default Mode (Reset Mode) | Default Function (Signal Name) | Input/Output | Value ² |
| EIM_DA6 | K25 | NVCC_EIM2 | GPIO | ALT0 | EIM_AD06 | Input | PU (100K) |
| EIM_DA7 | L25 | NVCC_EIM2 | GPIO | ALT0 | EIM_AD07 | Input | PU (100K) |
| EIM_DA8 | L24 | NVCC_EIM2 | GPIO | ALT0 | EIM_AD08 | Input | PU (100K) |
| EIM_DA9 | M21 | NVCC_EIM2 | GPIO | ALT0 | EIM_AD09 | Input | PU (100K) |
| EIM_DA10 | M22 | NVCC_EIM2 | GPIO | ALT0 | EIM_AD10 | Input | PU (100K) |
| EIM_DA11 | M20 | NVCC_EIM2 | GPIO | ALT0 | EIM_AD11 | Input | PU (100K) |
| EIM_DA12 | M24 | NVCC_EIM2 | GPIO | ALT0 | EIM_AD12 | Input | PU (100K) |
| EIM_DA13 | M23 | NVCC_EIM2 | GPIO | ALT0 | EIM_AD13 | Input | PU (100K) |
| EIM_DA14 | N23 | NVCC_EIM2 | GPIO | ALT0 | EIM_AD14 | Input | PU (100K) |
| EIM_DA15 | N24 | NVCC_EIM2 | GPIO | ALT0 | EIM_AD15 | Input | PU (100K) |
| EIM_EB0 | K21 | NVCC_EIM2 | GPIO | ALT0 | EIM_EB0_B | Output | 1 |
| EIM_EB1 | K23 | NVCC_EIM2 | GPIO | ALT0 | EIM_EB1_B | Output | 1 |
| EIM_EB2 | E22 | NVCC_EIM0 | GPIO | ALT5 | GPIO2_IO30 | Input | PU (100K) |
| EIM_EB3 | F23 | NVCC_EIM0 | GPIO | ALT5 | GPIO2_IO31 | Input | PU (100K) |
| EIM_LBA | K22 | NVCC_EIM1 | GPIO | ALT0 | EIM_LBA_B | Output | 1 |
| EIM_OE | J24 | NVCC_EIM1 | GPIO | ALT0 | EIM_OE | Output | 1 |
| EIM_RW | K20 | NVCC_EIM1 | GPIO | ALT0 | EIM_RW | Output | 1 |
| EIM_WAIT | M25 | NVCC_EIM2 | GPIO | ALT0 | EIM_WAIT | Input | PU (100K) |
| ENET_CRSDV | U21 | NVCC_ENET | GPIO | ALT5 | GPIO1_IO25 | Input | PU (100K) |
| ENET_MDC | V20 | NVCC_ENET | GPIO | ALT5 | GPIO1_IO31 | Input | PU (100K) |
| ENET_MDIO | V23 | NVCC_ENET | GPIO | ALT5 | GPIO1_IO22 | Input | PU (100K) |
| ENET_REF_CLK ³ | V22 | NVCC_ENET | GPIO | ALT5 | GPIO1_IO23 | Input | PU (100K) |
| ENET_RX_ER | W23 | NVCC_ENET | GPIO | ALT5 | GPIO1_IO24 | Input | PU (100K) |
| ENET_RXD0 | W21 | NVCC_ENET | GPIO | ALT5 | GPIO1_IO27 | Input | PU (100K) |
| ENET_RXD1 | W22 | NVCC_ENET | GPIO | ALT5 | GPIO1_IO26 | Input | PU (100K) |
| ENET_TX_EN | V21 | NVCC_ENET | GPIO | ALT5 | GPIO1_IO28 | Input | PU (100K) |
| ENET_TXD0 | U20 | NVCC_ENET | GPIO | ALT5 | GPIO1_IO30 | Input | PU (100K) |
| ENET_TXD1 | W20 | NVCC_ENET | GPIO | ALT5 | GPIO1_IO29 | Input | PU (100K) |
| GPIO_0 | T5 | NVCC_GPIO | GPIO | ALT5 | GPIO1_IO00 | Input | PD (100K) |
| GPIO_1 | T4 | NVCC_GPIO | GPIO | ALT5 | GPIO1_IO01 | Input | PU (100K) |
| GPIO_16 | R2 | NVCC_GPIO | GPIO | ALT5 | GPIO7_IO11 | Input | PU (100K) |
| GPIO_17 | R1 | NVCC_GPIO | GPIO | ALT5 | GPIO7_IO12 | Input | PU (100K) |
| GPIO_18 | P6 | NVCC_GPIO | GPIO | ALT5 | GPIO7_IO13 | Input | PU (100K) |
| GPIO_19 | P5 | NVCC_GPIO | GPIO | ALT5 | GPIO4_IO05 | Input | PU (100K) |
| GPIO_2 | T1 | NVCC_GPIO | GPIO | ALT5 | GPIO1_IO02 | Input | PU (100K) |
| GPIO_3 | R7 | NVCC_GPIO | GPIO | ALT5 | GPIO1_IO03 | Input | PU (100K) |

Table 96. 21 x 21 mm Functional Contact Assignments (continued)

| Ball Name | Ball | Power Group | Ball Type | Out of Reset Condition ¹ | | | |
|-------------|------|---------------|-----------|-------------------------------------|--------------------------------|--------------|--------------------|
| | | | | Default Mode (Reset Mode) | Default Function (Signal Name) | Input/Output | Value ² |
| GPIO_4 | R6 | NVCC_GPIO | GPIO | ALT5 | GPIO1_IO04 | Input | PU (100K) |
| GPIO_5 | R4 | NVCC_GPIO | GPIO | ALT5 | GPIO1_IO05 | Input | PU (100K) |
| GPIO_6 | T3 | NVCC_GPIO | GPIO | ALT5 | GPIO1_IO06 | Input | PU (100K) |
| GPIO_7 | R3 | NVCC_GPIO | GPIO | ALT5 | GPIO1_IO07 | Input | PU (100K) |
| GPIO_8 | R5 | NVCC_GPIO | GPIO | ALT5 | GPIO1_IO08 | Input | PU (100K) |
| GPIO_9 | T2 | NVCC_GPIO | GPIO | ALT5 | GPIO1_IO09 | Input | PU (100K) |
| HDMI_CLKM | J5 | HDMI_VPH | — | — | HDMI_TX_CLK_N | — | — |
| HDMI_CLKP | J6 | HDMI_VPH | — | — | HDMI_TX_CLK_P | — | — |
| HDMI_D0M | K5 | HDMI_VPH | — | — | HDMI_TX_DATA0_N | — | — |
| HDMI_D0P | K6 | HDMI_VPH | — | — | HDMI_TX_DATA0_P | — | — |
| HDMI_D1M | J3 | HDMI_VPH | — | — | HDMI_TX_DATA1_N | — | — |
| HDMI_D1P | J4 | HDMI_VPH | — | — | HDMI_TX_DATA1_P | — | — |
| HDMI_D2M | K3 | HDMI_VPH | — | — | HDMI_TX_DATA2_N | — | — |
| HDMI_D2P | K4 | HDMI_VPH | — | — | HDMI_TX_DATA2_P | — | — |
| HDMI_HPD | K1 | HDMI_VPH | — | — | HDMI_TX_HPD | — | — |
| JTAG_MOD | H6 | NVCC_JTAG | GPIO | ALT0 | JTAG_MODE | Input | PU (100K) |
| JTAG_TCK | H5 | NVCC_JTAG | GPIO | ALT0 | JTAG_TCK | Input | PU (47K) |
| JTAG_TDI | G5 | NVCC_JTAG | GPIO | ALT0 | JTAG_TDI | Input | PU (47K) |
| JTAG_TDO | G6 | NVCC_JTAG | GPIO | ALT0 | JTAG_TDO | Output | Keeper |
| JTAG_TMS | C3 | NVCC_JTAG | GPIO | ALT0 | JTAG_TMS | Input | PU (47K) |
| JTAG_TRSTB | C2 | NVCC_JTAG | GPIO | ALT0 | JTAG_TRST_B | Input | PU (47K) |
| KEY_COL0 | W5 | NVCC_GPIO | GPIO | ALT5 | GPIO4_IO06 | Input | PU (100K) |
| KEY_COL1 | U7 | NVCC_GPIO | GPIO | ALT5 | GPIO4_IO08 | Input | PU (100K) |
| KEY_COL2 | W6 | NVCC_GPIO | GPIO | ALT5 | GPIO4_IO10 | Input | PU (100K) |
| KEY_COL3 | U5 | NVCC_GPIO | GPIO | ALT5 | GPIO4_IO12 | Input | PU (100K) |
| KEY_COL4 | T6 | NVCC_GPIO | GPIO | ALT5 | GPIO4_IO14 | Input | PU (100K) |
| KEY_ROW0 | V6 | NVCC_GPIO | GPIO | ALT5 | GPIO4_IO07 | Input | PU (100K) |
| KEY_ROW1 | U6 | NVCC_GPIO | GPIO | ALT5 | GPIO4_IO09 | Input | PU (100K) |
| KEY_ROW2 | W4 | NVCC_GPIO | GPIO | ALT5 | GPIO4_IO11 | Input | PU (100K) |
| KEY_ROW3 | T7 | NVCC_GPIO | GPIO | ALT5 | GPIO4_IO13 | Input | PU (100K) |
| KEY_ROW4 | V5 | NVCC_GPIO | GPIO | ALT5 | GPIO4_IO15 | Input | PD (100K) |
| LVDS0_CLK_N | V4 | NVCC_LVDS_2P5 | LVDS | — | LVDS0_CLK_N | — | — |
| LVDS0_CLK_P | V3 | NVCC_LVDS_2P5 | LVDS | ALT0 | LVDS0_CLK_P | Input | Keeper |
| LVDS0_TX0_N | U2 | NVCC_LVDS_2P5 | LVDS | — | LVDS0_TX0_N | — | — |
| LVDS0_TX0_P | U1 | NVCC_LVDS_2P5 | LVDS | ALT0 | LVDS0_TX0_P | Input | Keeper |
| LVDS0_TX1_N | U4 | NVCC_LVDS_2P5 | LVDS | — | LVDS0_TX1_N | — | — |

Table 96. 21 x 21 mm Functional Contact Assignments (continued)

| Ball Name | Ball | Power Group | Ball Type | Out of Reset Condition ¹ | | | |
|-------------|------|---------------|-----------|-------------------------------------|--------------------------------|--------------|--------------------|
| | | | | Default Mode (Reset Mode) | Default Function (Signal Name) | Input/Output | Value ² |
| LVDS0_TX1_P | U3 | NVCC_LVDS_2P5 | LVDS | ALT0 | LVDS0_TX1_P | Input | Keeper |
| LVDS0_TX2_N | V2 | NVCC_LVDS_2P5 | LVDS | — | LVDS0_TX2_N | — | — |
| LVDS0_TX2_P | V1 | NVCC_LVDS_2P5 | LVDS | ALT0 | LVDS0_TX2_P | Input | Keeper |
| LVDS0_TX3_N | W2 | NVCC_LVDS_2P5 | LVDS | — | LVDS0_TX3_N | — | — |
| LVDS0_TX3_P | W1 | NVCC_LVDS_2P5 | LVDS | ALT0 | LVDS0_TX3_P | Input | Keeper |
| LVDS1_CLK_N | Y3 | NVCC_LVDS_2P5 | LVDS | — | LVDS1_CLK_N | — | — |
| LVDS1_CLK_P | Y4 | NVCC_LVDS_2P5 | LVDS | ALT0 | LVDS1_CLK_P | Input | Keeper |
| LVDS1_TX0_N | Y1 | NVCC_LVDS_2P5 | LVDS | — | LVDS1_TX0_N | — | — |
| LVDS1_TX0_P | Y2 | NVCC_LVDS_2P5 | LVDS | ALT0 | LVDS1_TX0_P | Input | Keeper |
| LVDS1_TX1_N | AA2 | NVCC_LVDS_2P5 | LVDS | — | LVDS1_TX1_N | — | — |
| LVDS1_TX1_P | AA1 | NVCC_LVDS_2P5 | LVDS | ALT0 | LVDS1_TX1_P | Input | Keeper |
| LVDS1_TX2_N | AB1 | NVCC_LVDS_2P5 | LVDS | — | LVDS1_TX2_N | — | — |
| LVDS1_TX2_P | AB2 | NVCC_LVDS_2P5 | LVDS | ALT0 | LVDS1_TX2_P | Input | Keeper |
| LVDS1_TX3_N | AA3 | NVCC_LVDS_2P5 | LVDS | — | LVDS1_TX3_N | — | — |
| LVDS1_TX3_P | AA4 | NVCC_LVDS_2P5 | LVDS | ALT0 | LVDS1_TX3_P | Input | Keeper |
| MLB_CN | A11 | VDD_HIGH_CAP | LVDS | — | MLB_CLK_N | — | — |
| MLB_CP | B11 | VDD_HIGH_CAP | LVDS | — | MLB_CLK_P | — | — |
| MLB_DN | B10 | VDD_HIGH_CAP | LVDS | — | MLB_DATA_N | — | — |
| MLB_DP | A10 | VDD_HIGH_CAP | LVDS | — | MLB_DATA_P | — | — |
| MLB_SN | A9 | VDD_HIGH_CAP | LVDS | — | MLB_SIG_N | — | — |
| MLB_SP | B9 | VDD_HIGH_CAP | LVDS | — | MLB_SIG_P | — | — |
| NANDF_ALE | A16 | NVCC_NANDF | GPIO | ALT5 | GPIO6_IO08 | Input | PU (100K) |
| NANDF_CLE | C15 | NVCC_NANDF | GPIO | ALT5 | GPIO6_IO07 | Input | PU (100K) |
| NANDF_CS0 | F15 | NVCC_NANDF | GPIO | ALT5 | GPIO6_IO11 | Input | PU (100K) |
| NANDF_CS1 | C16 | NVCC_NANDF | GPIO | ALT5 | GPIO6_IO14 | Input | PU (100K) |
| NANDF_CS2 | A17 | NVCC_NANDF | GPIO | ALT5 | GPIO6_IO15 | Input | PU (100K) |
| NANDF_CS3 | D16 | NVCC_NANDF | GPIO | ALT5 | GPIO6_IO16 | Input | PU (100K) |
| NANDF_D0 | A18 | NVCC_NANDF | GPIO | ALT5 | GPIO2_IO00 | Input | PU (100K) |
| NANDF_D1 | C17 | NVCC_NANDF | GPIO | ALT5 | GPIO2_IO01 | Input | PU (100K) |
| NANDF_D2 | F16 | NVCC_NANDF | GPIO | ALT5 | GPIO2_IO02 | Input | PU (100K) |
| NANDF_D3 | D17 | NVCC_NANDF | GPIO | ALT5 | GPIO2_IO03 | Input | PU (100K) |
| NANDF_D4 | A19 | NVCC_NANDF | GPIO | ALT5 | GPIO2_IO04 | Input | PU (100K) |
| NANDF_D5 | B18 | NVCC_NANDF | GPIO | ALT5 | GPIO2_IO05 | Input | PU (100K) |
| NANDF_D6 | E17 | NVCC_NANDF | GPIO | ALT5 | GPIO2_IO06 | Input | PU (100K) |
| NANDF_D7 | C18 | NVCC_NANDF | GPIO | ALT5 | GPIO2_IO07 | Input | PU (100K) |
| NANDF_RB0 | B16 | NVCC_NANDF | GPIO | ALT5 | GPIO6_IO10 | Input | PU (100K) |

Table 96. 21 x 21 mm Functional Contact Assignments (continued)

| Ball Name | Ball | Power Group | Ball Type | Out of Reset Condition ¹ | | | |
|---------------|------|--------------|-----------|-------------------------------------|--------------------------------|--------------|---------------------------|
| | | | | Default Mode (Reset Mode) | Default Function (Signal Name) | Input/Output | Value ² |
| NANDF_WP_B | E15 | NVCC_NANDF | GPIO | ALT5 | GPIO6_IO09 | Input | PU (100K) |
| ONOFF | D12 | VDD_SNV5_IN | GPIO | — | SRC_ONOFF | Input | PU (100K) |
| PCIE_RXM | B1 | PCIE_VPH | — | — | PCIE_RX_N | — | — |
| PCIE_RXP | B2 | PCIE_VPH | — | — | PCIE_RX_P | — | — |
| PCIE_TXM | A3 | PCIE_VPH | — | — | PCIE_TX_N | — | — |
| PCIE_TXP | B3 | PCIE_VPH | — | — | PCIE_TX_P | — | — |
| PMIC_ON_REQ | D11 | VDD_SNV5_IN | GPIO | ALT0 | SNVS_PMIC_ON_REQ | Output | Open Drain with PU (100K) |
| PMIC_STBY_REQ | F11 | VDD_SNV5_IN | GPIO | ALT0 | CCM_PMIC_STBY_REQ | Output | 0 |
| POR_B | C11 | VDD_SNV5_IN | GPIO | ALT0 | SRC_POR_B | Input | PU (100K) |
| RGMII_RD0 | C24 | NVCC_RGMII | DDR | ALT5 | GPIO6_IO25 | Input | PU (100K) |
| RGMII_RD1 | B23 | NVCC_RGMII | DDR | ALT5 | GPIO6_IO27 | Input | PU (100K) |
| RGMII_RD2 | B24 | NVCC_RGMII | DDR | ALT5 | GPIO6_IO28 | Input | PU (100K) |
| RGMII_RD3 | D23 | NVCC_RGMII | DDR | ALT5 | GPIO6_IO29 | Input | PU (100K) |
| RGMII_RX_CTL | D22 | NVCC_RGMII | DDR | ALT5 | GPIO6_IO24 | Input | PD (100K) |
| RGMII_RXC | B25 | NVCC_RGMII | DDR | ALT5 | GPIO6_IO30 | Input | PD (100K) |
| RGMII_TD0 | C22 | NVCC_RGMII | DDR | ALT5 | GPIO6_IO20 | Input | PU (100K) |
| RGMII_TD1 | F20 | NVCC_RGMII | DDR | ALT5 | GPIO6_IO21 | Input | PU (100K) |
| RGMII_TD2 | E21 | NVCC_RGMII | DDR | ALT5 | GPIO6_IO22 | Input | PU (100K) |
| RGMII_TD3 | A24 | NVCC_RGMII | DDR | ALT5 | GPIO6_IO23 | Input | PU (100K) |
| RGMII_TX_CTL | C23 | NVCC_RGMII | DDR | ALT5 | GPIO6_IO26 | Input | PD (100K) |
| RGMII_TXC | D21 | NVCC_RGMII | DDR | ALT5 | GPIO6_IO19 | Input | PD (100K) |
| RTC_XTALI | D9 | VDD_SNV5_CAP | — | — | RTC_XTALI | — | — |
| RTC_XTALO | C9 | VDD_SNV5_CAP | — | — | RTC_XTALO | — | — |
| SATA_RXM | A14 | SATA_VPH | — | — | SATA_PHY_RX_N | — | — |
| SATA_RXP | B14 | SATA_VPH | — | — | SATA_PHY_RX_P | — | — |
| SATA_TXM | B12 | SATA_VPH | — | — | SATA_PHY_TX_N | — | — |
| SATA_TXP | A12 | SATA_VPH | — | — | SATA_PHY_TX_P | — | — |
| SD1_CLK | D20 | NVCC_SD1 | GPIO | ALT5 | GPIO1_IO20 | Input | PU (100K) |
| SD1_CMD | B21 | NVCC_SD1 | GPIO | ALT5 | GPIO1_IO18 | Input | PU (100K) |
| SD1_DAT0 | A21 | NVCC_SD1 | GPIO | ALT5 | GPIO1_IO16 | Input | PU (100K) |
| SD1_DAT1 | C20 | NVCC_SD1 | GPIO | ALT5 | GPIO1_IO17 | Input | PU (100K) |
| SD1_DAT2 | E19 | NVCC_SD1 | GPIO | ALT5 | GPIO1_IO19 | Input | PU (100K) |
| SD1_DAT3 | F18 | NVCC_SD1 | GPIO | ALT5 | GPIO1_IO21 | Input | PU (100K) |
| SD2_CLK | C21 | NVCC_SD2 | GPIO | ALT5 | GPIO1_IO10 | Input | PU (100K) |
| SD2_CMD | F19 | NVCC_SD2 | GPIO | ALT5 | GPIO1_IO11 | Input | PU (100K) |

Table 96. 21 x 21 mm Functional Contact Assignments (continued)

| Ball Name | Ball | Power Group | Ball Type | Out of Reset Condition ¹ | | | |
|---------------|------|-------------|-----------|-------------------------------------|--------------------------------|--------------|--------------------|
| | | | | Default Mode (Reset Mode) | Default Function (Signal Name) | Input/Output | Value ² |
| SD2_DAT0 | A22 | NVCC_SD2 | GPIO | ALT5 | GPIO1_IO15 | Input | PU (100K) |
| SD2_DAT1 | E20 | NVCC_SD2 | GPIO | ALT5 | GPIO1_IO14 | Input | PU (100K) |
| SD2_DAT2 | A23 | NVCC_SD2 | GPIO | ALT5 | GPIO1_IO13 | Input | PU (100K) |
| SD2_DAT3 | B22 | NVCC_SD2 | GPIO | ALT5 | GPIO1_IO12 | Input | PU (100K) |
| SD3_CLK | D14 | NVCC_SD3 | GPIO | ALT5 | GPIO7_IO03 | Input | PU (100K) |
| SD3_CMD | B13 | NVCC_SD3 | GPIO | ALT5 | GPIO7_IO02 | Input | PU (100K) |
| SD3_DAT0 | E14 | NVCC_SD3 | GPIO | ALT5 | GPIO7_IO04 | Input | PU (100K) |
| SD3_DAT1 | F14 | NVCC_SD3 | GPIO | ALT5 | GPIO7_IO05 | Input | PU (100K) |
| SD3_DAT2 | A15 | NVCC_SD3 | GPIO | ALT5 | GPIO7_IO06 | Input | PU (100K) |
| SD3_DAT3 | B15 | NVCC_SD3 | GPIO | ALT5 | GPIO7_IO07 | Input | PU (100K) |
| SD3_DAT4 | D13 | NVCC_SD3 | GPIO | ALT5 | GPIO7_IO01 | Input | PU (100K) |
| SD3_DAT5 | C13 | NVCC_SD3 | GPIO | ALT5 | GPIO7_IO00 | Input | PU (100K) |
| SD3_DAT6 | E13 | NVCC_SD3 | GPIO | ALT5 | GPIO6_IO18 | Input | PU (100K) |
| SD3_DAT7 | F13 | NVCC_SD3 | GPIO | ALT5 | GPIO6_IO17 | Input | PU (100K) |
| SD3_RST | D15 | NVCC_SD3 | GPIO | ALT5 | GPIO7_IO08 | Input | PU (100K) |
| SD4_CLK | E16 | NVCC_NANDF | GPIO | ALT5 | GPIO7_IO10 | Input | PU (100K) |
| SD4_CMD | B17 | NVCC_NANDF | GPIO | ALT5 | GPIO7_IO09 | Input | PU (100K) |
| SD4_DAT0 | D18 | NVCC_NANDF | GPIO | ALT5 | GPIO2_IO08 | Input | PU (100K) |
| SD4_DAT1 | B19 | NVCC_NANDF | GPIO | ALT5 | GPIO2_IO09 | Input | PU (100K) |
| SD4_DAT2 | F17 | NVCC_NANDF | GPIO | ALT5 | GPIO2_IO10 | Input | PU (100K) |
| SD4_DAT3 | A20 | NVCC_NANDF | GPIO | ALT5 | GPIO2_IO11 | Input | PU (100K) |
| SD4_DAT4 | E18 | NVCC_NANDF | GPIO | ALT5 | GPIO2_IO12 | Input | PU (100K) |
| SD4_DAT5 | C19 | NVCC_NANDF | GPIO | ALT5 | GPIO2_IO13 | Input | PU (100K) |
| SD4_DAT6 | B20 | NVCC_NANDF | GPIO | ALT5 | GPIO2_IO14 | Input | PU (100K) |
| SD4_DAT7 | D19 | NVCC_NANDF | GPIO | ALT5 | GPIO2_IO15 | Input | PU (100K) |
| TAMPER | E11 | VDD_SNV5_IN | GPIO | ALT0 | SNVS_TAMPER | Input | PD (100K) |
| TEST_MODE | E12 | VDD_SNV5_IN | — | — | TCU_TEST_MODE | Input | PD (100K) |
| USB_H1_DN | F10 | VDD_USB_CAP | — | — | USB_H1_DN | — | — |
| USB_H1_DP | E10 | VDD_USB_CAP | — | — | USB_H1_DP | — | — |
| USB_OTG_CHD_B | B8 | VDD_USB_CAP | — | — | USB_OTG_CHD_B | — | — |
| USB_OTG_DN | B6 | VDD_USB_CAP | — | — | USB_OTG_DN | — | — |
| USB_OTG_DP | A6 | VDD_USB_CAP | — | — | USB_OTG_DP | — | — |
| XTALI | A7 | NVCC_PLL | — | — | XTALI | — | — |
| XTALO | B7 | NVCC_PLL | — | — | XTALO | — | — |

¹ The state immediately after reset and before ROM firmware or software has executed.

Package Information and Contact Assignments

² Variance of the pull-up and pull-down strengths are shown in the tables as follows:

- [Table 22, “GPIO I/O DC Parameters,” on page 40.](#)
- [Table 24, “LPDDR2 I/O DC Electrical Parameters,” on page 42.](#)
- [Table 25, “DDR3/DDR3L I/O DC Electrical Parameters,” on page 42.](#)

³ ENET_REF_CLK is used as a clock source for MII and RGMII modes only. RGMII mode uses either GPIO_16 or RGMII_TX_CTL as a clock source. For more information on these clocks, see your specific device reference manual and the *Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors (IMX6DQ6SDLHDG)*.

6.2.4 Signals with Different Reset States

For most of the signals, the state during reset is same as the state after reset, given in Out of Reset Condition column of [Table 96, “21 x 21 mm Functional Contact Assignments”](#). However, there are few signals for which the state during reset is different from the state after reset. These signals along with their state during reset are given in [Table 97](#).

Table 97. Signals with Differing Before Reset and After Reset States

| Ball Name | Before Reset State | |
|-----------|--------------------|-----------|
| | Input/Output | Value |
| EIM_A16 | Input | PD (100K) |
| EIM_A17 | Input | PD (100K) |
| EIM_A18 | Input | PD (100K) |
| EIM_A19 | Input | PD (100K) |
| EIM_A20 | Input | PD (100K) |
| EIM_A21 | Input | PD (100K) |
| EIM_A22 | Input | PD (100K) |
| EIM_A23 | Input | PD (100K) |
| EIM_A24 | Input | PD (100K) |
| EIM_A25 | Input | PD (100K) |
| EIM_DA0 | Input | PD (100K) |
| EIM_DA1 | Input | PD (100K) |
| EIM_DA2 | Input | PD (100K) |
| EIM_DA3 | Input | PD (100K) |
| EIM_DA4 | Input | PD (100K) |
| EIM_DA5 | Input | PD (100K) |
| EIM_DA6 | Input | PD (100K) |
| EIM_DA7 | Input | PD (100K) |
| EIM_DA8 | Input | PD (100K) |
| EIM_DA9 | Input | PD (100K) |
| EIM_DA10 | Input | PD (100K) |
| EIM_DA11 | Input | PD (100K) |
| EIM_DA12 | Input | PD (100K) |
| EIM_DA13 | Input | PD (100K) |

Table 97. Signals with Differing Before Reset and After Reset States (continued)

| Ball Name | Before Reset State | |
|-----------|--------------------|-------------------------|
| | Input/Output | Value |
| EIM_DA14 | Input | PD (100K) |
| EIM_DA15 | Input | PD (100K) |
| EIM_EB0 | Input | PD (100K) |
| EIM_EB1 | Input | PD (100K) |
| EIM_EB2 | Input | PD (100K) |
| EIM_EB3 | Input | PD (100K) |
| EIM_LBA | Input | PD (100K) |
| EIM_RW | Input | PD (100K) |
| EIM_WAIT | Input | PD (100K) |
| GPIO_17 | Output | Drive state unknown (x) |
| GPIO_19 | Output | Drive state unknown (x) |
| KEY_COL0 | Output | Drive state unknown (x) |

6.2.5 21 x 21 mm, 0.8 mm Pitch Ball Map

Table 98 shows the FCPBGA 21 x 21 mm, 0.8 mm pitch ball map.

Table 98. 21 x 21 mm, 0.8 mm Pitch Ball Map

| G | F | E | D | C | B | A |
|--------------|---------------|--------------|--------------|--------------|---------------|----|
| DSI_D0P | CSI_D3P | CSI_D2M | CSI_D1M | GND | PCIE_RXM | 1 |
| DSI_D0M | CSI_D3M | CSI_D2P | CSI_D1P | JTAG_TRSTB | PCIE_RXP | 2 |
| GND | CSI_CLK0P | CSI_D0P | GND | JTAG_TMS | PCIE_TXP | 3 |
| DSI_REXT | CSI_CLK0M | CSI_D0M | CSI_REXT | GND | GND | 4 |
| JTAG_TDI | GND | GND | CLK2_P | CLK2_N | VDD_FA | 5 |
| JTAG_TDO | GND | GND | GND | GND | USB_OTG_DN | 6 |
| PCIE_VPH | GND | GND | CLK1_P | CLK1_N | XTALO | 7 |
| PCIE_VPTX | GND | NVCC_PLL_OUT | GND | GPNATIO | USB_OTG_CHD_B | 8 |
| VDD_SNV5_CAP | VDDUSB_CAP | USB_OTG_VBUS | RTC_XTALI | RTC_XTALO | MLB_SN | 9 |
| GND | USB_H1_DN | USB_H1_DP | USB_H1_VBUS | GND | MLB_DP | 10 |
| VDD_SNV5_IN | PMIC_STBY_REQ | TAMPER | PMIC_ON_REQ | POR_B | MLB_CN | 11 |
| SATA_VPH | BOOT_MODE1 | TEST_MODE | ONOFF | BOOT_MODE0 | SATA_TXM | 12 |
| SATA_VP | SD3_DAT7 | SD3_DAT6 | SD3_DAT4 | SD3_DAT5 | SD3_CMD | 13 |
| NVCC_SD3 | SD3_DAT1 | SD3_DAT0 | SD3_CLK | SATA_REXT | SATA_RXP | 14 |
| NVCC_NANDF | NANDF_CS0 | NANDF_WP_B | SD3_RST | NANDF_CLE | SD3_DAT2 | 15 |
| NVCC_SD1 | NANDF_D2 | SD4_CLK | NANDF_CS3 | NANDF_CS1 | NANDF_ALE | 16 |
| NVCC_SD2 | SD4_DAT2 | NANDF_D6 | NANDF_D3 | NANDF_D1 | NANDF_CS2 | 17 |
| NVCC_RGMII | SD1_DAT3 | SD4_DAT4 | SD4_DAT0 | NANDF_D7 | NANDF_D0 | 18 |
| GND | SD2_CMD | SD1_DAT2 | SD4_DAT7 | SD4_DAT5 | NANDF_D4 | 19 |
| EIM_D20 | RGMII_TD1 | SD2_DAT1 | SD1_CLK | SD1_DAT1 | SD4_DAT3 | 20 |
| EIM_D19 | EIM_D17 | RGMII_TD2 | RGMII_TXC | SD2_CLK | SD1_CMD | 21 |
| EIM_D25 | EIM_D24 | EIM_EB2 | RGMII_RX_CTL | RGMII_TD0 | SD2_DAT3 | 22 |
| EIM_D28 | EIM_EB3 | EIM_D22 | RGMII_RD3 | RGMII_TX_CTL | SD2_DAT2 | 23 |
| EIM_A17 | EIM_A22 | EIM_D26 | EIM_D18 | RGMII_RD0 | RGMII_RD2 | 24 |
| EIM_A19 | EIM_A24 | EIM_D27 | EIM_D23 | EIM_D16 | RGMII_RXC | 25 |

Table 98. 21 x 21 mm, 0.8 mm Pitch Ball Map (continued)

| P | N | M | L | K | J | H |
|--------------|---------------|--------------|--------------|--------------|--------------|--------------|
| CSIO_PIXCLK | CSIO_DAT4 | CSIO_DAT10 | CSIO_DAT13 | HDMI_HPD | HDMI_REF | DSI_D1P |
| CSIO_DAT5 | CSIO_VSYNC | CSIO_DAT12 | GND | HDMI_DDCCEC | GND | DSI_D1M |
| CSIO_DATA_EN | CSIO_DAT7 | CSIO_DAT11 | CSIO_DAT17 | HDMI_D2M | HDMI_D1M | DSI_CLK0M |
| CSIO_MCLK | CSIO_DAT6 | CSIO_DAT14 | CSIO_DAT16 | HDMI_D2P | HDMI_D1P | DSI_CLK0P |
| GPIO_19 | CSIO_DAT9 | CSIO_DAT15 | GND | HDMI_D0M | HDMI_CLKM | JTAG_TCK |
| GPIO_18 | CSIO_DAT8 | CSIO_DAT18 | CSIO_DAT19 | HDMI_D0P | HDMI_CLKP | JTAG_MOD |
| NVCC_GPIO | NVCC_CSI | HDMI_VPH | HDMI_VP | NVCC_MIPI | NVCC_JTAG | PCIE_VP |
| GND | GND | GND | GND | GND | GND | GND |
| VDDARM23_IN | VDDARM23_IN | VDDARM23_IN | VDDARM23_IN | VDDARM23_IN | VDDHIGH_IN | VDDHIGH_IN |
| GND | GND | GND | GND | GND | VDDHIGH_CAP | VDDHIGH_CAP |
| VDDARM23_CAP | VDDARM23_CAP | VDDARM23_CAP | VDDARM23_CAP | VDDARM23_CAP | VDDARM23_CAP | VDDARM23_CAP |
| GND | VDD_CACHE_CAP | GND | GND | GND | GND | GND |
| VDDARM_CAP | VDDARM_CAP | VDDARM_CAP | VDDARM_CAP | VDDARM_CAP | VDDARM_CAP | VDDARM_CAP |
| VDDARM_IN | VDDARM_IN | VDDARM_IN | VDDARM_IN | VDDARM_IN | VDDARM_IN | VDDARM_IN |
| GND | GND | GND | GND | GND | GND | GND |
| VDDSOC_IN | VDDSOC_IN | VDDSOC_IN | VDDSOC_IN | VDDSOC_IN | VDDSOC_IN | VDDSOC_IN |
| VDDPU_CAP | VDDPU_CAP | VDDPU_CAP | VDDPU_CAP | VDDPU_CAP | VDDPU_CAP | VDDPU_CAP |
| GND | GND | GND | GND | GND | GND | GND |
| NVCC_LCD | DIO_DISP_CLK | NVCC_EIM2 | NVCC_EIM1 | NVCC_EIM0 | EIM_D29 | EIM_A25 |
| DISPO_DAT4 | DIO_PIN3 | EIM_DA11 | EIM_DA0 | EIM_RW | EIM_D30 | EIM_D21 |
| DISPO_DAT3 | DIO_PIN15 | EIM_DA9 | EIM_DA2 | EIM_EB0 | EIM_A23 | EIM_D31 |
| DISPO_DAT1 | EIM_BCLK | EIM_DA10 | EIM_DA4 | EIM_LBA | EIM_A18 | EIM_A20 |
| DISPO_DAT2 | EIM_DA14 | EIM_DA13 | EIM_DA5 | EIM_EB1 | EIM_CS1 | EIM_A21 |
| DISPO_DAT0 | EIM_DA15 | EIM_DA12 | EIM_DA8 | EIM_DA3 | EIM_OE | EIM_CS0 |
| DIO_PIN4 | DIO_PIN2 | EIM_WAIT | EIM_DA7 | EIM_DA6 | EIM_DA1 | EIM_A16 |

Table 98. 21 x 21 mm, 0.8 mm Pitch Ball Map (continued)

| AB | AA | Y | W | V | U | T | R |
|--------------|--------------|-------------|-------------|--------------|-------------|-------------|--------------|
| LVDS1_TX2_N | LVDS1_TX1_P | LVDS1_TX0_N | LVDS0_TX3_P | LVDS0_TX2_P | LVDS0_TX0_P | GPIO_2 | GPIO_17 |
| LVDS1_TX2_P | LVDS1_TX1_N | LVDS1_TX0_P | LVDS0_TX3_N | LVDS0_TX2_N | LVDS0_TX0_N | GPIO_9 | GPIO_16 |
| GND | LVDS1_TX3_N | LVDS1_CLK_N | GND | LVDS0_CLK_P | LVDS0_TX1_P | GPIO_6 | GPIO_7 |
| DRAM_D6 | LVDS1_TX3_P | LVDS1_CLK_P | KEY_ROW2 | LVDS0_CLK_N | LVDS0_TX1_N | GPIO_1 | GPIO_5 |
| DRAM_D12 | DRAM_D3 | GND | KEY_COL0 | KEY_ROW4 | KEY_COL3 | GPIO_0 | GPIO_8 |
| DRAM_D14 | DRAM_D10 | DRAM_RESET | KEY_COL2 | KEY_ROW0 | KEY_ROW1 | KEY_COL4 | GPIO_4 |
| DRAM_D16 | GND | DRAM_D20 | GND | NVCC_LVDS2P5 | KEY_COL1 | KEY_ROW3 | GPIO_3 |
| DRAM_DQM2 | DRAM_D17 | DRAM_D21 | GND | GND | GND | GND | GND |
| DRAM_D18 | DRAM_D23 | DRAM_D19 | GND | NVCC_DRAM | VDDARM23_IN | VDDARM23_IN | VDDARM23_IN |
| DRAM_SDQS3_B | GND | DRAM_D25 | GND | NVCC_DRAM | VDDSOC_CAP | VDDSOC_CAP | VDDSOC_CAP |
| DRAM_D27 | DRAM_SDCKE1 | DRAM_SDCKE0 | GND | NVCC_DRAM | GND | GND | VDDARM23_CAP |
| DRAM_SDBA2 | DRAM_A14 | DRAM_A15 | GND | NVCC_DRAM | GND | GND | GND |
| DRAM_A8 | GND | DRAM_A7 | GND | NVCC_DRAM | VDDSOC_CAP | VDDSOC_CAP | VDDARM_CAP |
| DRAM_A1 | DRAM_A2 | DRAM_A3 | DRAM_A4 | NVCC_DRAM | VDDSOC_CAP | VDDSOC_CAP | VDDARM_IN |
| DRAM_RAS | DRAM_A10 | DRAM_SDBA1 | GND | NVCC_DRAM | GND | GND | GND |
| DRAM_SDWE | GND | DRAM_CS0 | GND | NVCC_DRAM | VDDSOC_IN | VDDSOC_IN | VDDSOC_IN |
| DRAM_SDOdT1 | DRAM_D32 | DRAM_D36 | GND | NVCC_DRAM | GND | GND | GND |
| DRAM_DQM4 | DRAM_D33 | DRAM_D37 | GND | NVCC_DRAM | NVCC_DRAM | NVCC_DRAM | NVCC_DRAM |
| DRAM_D38 | GND | DRAM_D40 | GND | GND | GND | GND | NVCC_ENET |
| DRAM_D41 | DRAM_D45 | DRAM_D44 | ENET_TXD1 | ENET_MDC | ENET_TXD0 | DISP0_DAT21 | DISP0_DAT13 |
| DRAM_D42 | DRAM_D57 | DRAM_DQM7 | ENET_RXD0 | ENET_TX_EN | ENET_CRS_DV | DISP0_DAT16 | DISP0_DAT10 |
| DRAM_D52 | GND | DRAM_D59 | ENET_RXD1 | ENET_REF_CLK | DISP0_DAT20 | DISP0_DAT15 | DISP0_DAT8 |
| DRAM_D60 | DRAM_D61 | DRAM_D62 | ENET_RX_ER | ENET_MDIO | DISP0_DAT19 | DISP0_DAT11 | DISP0_DAT6 |
| GND | DRAM_SDQS7_B | GND | DISP0_DAT23 | DISP0_DAT22 | DISP0_DAT17 | DISP0_DAT12 | DISP0_DAT7 |
| DRAM_D56 | DRAM_SDQS7 | DRAM_D58 | DRAM_D63 | DISP0_DAT18 | DISP0_DAT14 | DISP0_DAT9 | DISP0_DAT5 |

Table 98. 21 x 21 mm, 0.8 mm Pitch Ball Map (continued)

| AE | AD | AC | |
|----------------|--------------|-------------|----|
| GND | DRAM_D5 | DRAM_D4 | 1 |
| DRAM_D1 | DRAM_D0 | DRAM_VREF | 2 |
| DRAM_SDQS0 | DRAM_SDQS0_B | DRAM_DQM0 | 3 |
| DRAM_D7 | GND | DRAM_D2 | 4 |
| DRAM_D9 | DRAM_D8 | DRAM_D13 | 5 |
| DRAM_SDQS1_B | DRAM_SDQS1 | DRAM_DQM1 | 6 |
| DRAM_D11 | GND | DRAM_D15 | 7 |
| DRAM_SDQS2_B | DRAM_SDQS2 | DRAM_D22 | 8 |
| DRAM_D24 | DRAM_D29 | DRAM_D28 | 9 |
| DRAM_DQM3 | GND | DRAM_SDQS3 | 10 |
| DRAM_D26 | DRAM_D30 | DRAM_D31 | 11 |
| DRAM_A9 | DRAM_A12 | DRAM_A11 | 12 |
| DRAM_A5 | GND | DRAM_A6 | 13 |
| DRAM_SDCLK_1_B | DRAM_SDCLK_1 | DRAM_A0 | 14 |
| DRAM_SDCLK_0_B | DRAM_SDCLK_0 | DRAM_SDBA0 | 15 |
| DRAM_CAS | GND | DRAM_SDODT0 | 16 |
| ZQPAD | DRAM_CS1 | DRAM_A13 | 17 |
| DRAM_SDQS4_B | DRAM_SDQS4 | DRAM_D34 | 18 |
| DRAM_D35 | GND | DRAM_D39 | 19 |
| DRAM_SDQS5_B | DRAM_SDQS5 | DRAM_DQM5 | 20 |
| DRAM_D46 | DRAM_D43 | DRAM_D47 | 21 |
| DRAM_D49 | GND | DRAM_D48 | 22 |
| DRAM_SDQS6_B | DRAM_SDQS6 | DRAM_D53 | 23 |
| DRAM_D50 | DRAM_DQM6 | DRAM_D51 | 24 |
| GND | DRAM_D54 | DRAM_D55 | 25 |

7 Revision History

Table 99 provides a revision history for this i.MX 6DualPlus/6QuadPlus data sheet.

Table 99. i.MX 6DualPlus/6QuadPlus Data Sheet Document Revision History

| Rev. Number | Date | Substantive Change(s) |
|-------------|---------|--|
| 3 | 10/2018 | <p>Rev. 3 changes include the following:</p> <ul style="list-style-type: none"> • Table 21, “XTALI and RTC_XTALI DC Parameters,” on page 39, <ul style="list-style-type: none"> – Row: XTALI input leakage current at startup, $I_{XTALI_STARTUP}$: Changed from “... driven 32KHz RTC clock @ 1.1V” to “...driven 24 MHz clock at 1.1V.” • Table 51, “eMMC4.4/4.41 Interface Timing Specification,” on page 81, <ul style="list-style-type: none"> – Row: SD2, uSDHC Output Delay: Changed t_{OD} from 2.5 ns minimum to 2.8 ns and 7.1 ns maximum to 6.8 ns. |
| 2 | 11/2018 | <p>Rev. 2 changes include the following:</p> <ul style="list-style-type: none"> • Changed throughout: terminology from “floating” to “not connected”. • Section 1, “Introduction” on page 1: Corrected A9 core speed from 1 GHz to 1.2 GHz. • Table 1, “Example Orderable Part Numbers,” on page 3: Added new 1.2 GHz extended commercial parts. • Section 1.2, “Features” on page 4: Changed Internal/external peripheral item from “LVDS serial ports—One port up to 165 MPixels/sec...” to: “...—One port up to 170 MPixels/sec...”. • Table 4, “Absolute Maximum Ratings,” on page 21: Multiple changes: <ul style="list-style-type: none"> – Core supply voltages: Separated rows by LDO enabled and LDO bypass. – Renamed Internal supply voltages to Core supply output voltage (LDO enabled) and changed maximum value from 1.3 to 1.4V. Added symbol NVCC_PLL_OUT. – Reordered VDD_HIGH_IN row and changed maximum value from 3.6 to 3.7V. – DDR I/O supply voltage: added symbol, NVCC_DRAM, and footnote. – GPIO I/O supply voltage: Added symbols. Changed maximum value from 3.6 to 3.7V. – Added HDMI, PCIe, and SATA PHY (VPH and VP) supply voltage rows and values. – Consolidated LVDS, MLB, and MIPI I/O supply voltage rows. Added symbols. – Added rows: PCIe PHY, RGMII I/O, and SMVS IN supply voltages, symbols, and values. – USB I/O supply voltage: moved symbols from parameters to symbol column. Changed maximum value from 3.63 to 3.73V. Added symbol USB_OTG_CHD_B – USB VBUS supply voltage: Changed maximum value from 5.25 to 5.35V. – Separated V_{in}/V_{out} input/output voltage range distinguishing between non-DDR and DDR pins. Changed maximum value for V_{in}/V_{out} input/output voltage range DDR pins to OVDD+0.4. Added footnotes to both maximum values. – Separated ESD immunity by HBM and CDM. Expanded symbols for each. • Table 6, “Operating Ranges,” on page 23: Multiple changes: <ul style="list-style-type: none"> – Run Mode LDO enabled: VDD_ARM_IN; LDO Output Set Point of 1.225 V, removed auto grade, “for operation up to 852 MHz”. Retained, 996 MHz. – Run Mode LDO bypassed: VDD_ARM_IN; LDO bypassed for operation, removed auto grade, “for operation up to 852 MHz” Retained, 996 MHz. • Section 4.1.2, “Thermal Resistance” on page 22: Added NOTE: “Per JEDEC JESD51-2, the intent of thermal resistance measurements...”. • Section 4.2.1, “Power-Up Sequence” on page 33: <ul style="list-style-type: none"> – Removed inference to internal POR. • Section 4.5.2, “OSC32K” on page 37: Removed content about calculating the proper current limiting resistor for a coin cell. • Section 4.6.1, “XTALI and RTC_XTALI (Clock Inputs) DC Parameters” on page 39: Added “NOTE: The V_{il} and V_{ih} specifications only apply when an external clock source is used...”. • Table 21, “XTALI and RTC_XTALI DC Parameters,” on page 39: Added footnote to RTC_XTALI high level DC input voltage row: “This voltage specification must not be exceeded and ...”. <p><i>(Revision History table continued on next page.)</i></p> |

Table 99. i.MX 6DualPlus/6QuadPlus Data Sheet Document Revision History (continued)

| Rev. Number | Date | Substantive Change(s) |
|--------------|---------|---|
| 2 (Cont.) | 11/2018 | <ul style="list-style-type: none"> • Section 4.6.4, “RGMII I/O 2.5V I/O DC Electrical Parameters” on page 41: Added section and table. • Section 4.10, “Multi-Mode DDR Controller (MMDC)” on page 64: Replaced section with new content. Was 4.9.4 “<i>DDR SDRAM Specific Parameters (DDR3/DDR3L/LPDDR2)</i>” with timing diagrams and parameter tables for DDR. • Table 51, “eMMC4.4/4.41 Interface Timing Specification,” on page 81: <ul style="list-style-type: none"> – Corrected SD3, uSDHC Input Setup Time, minimum value from 2.6ns to 1.7ns. – Added footnote to Card Input Clock regarding duty cycle range. • Table 52, “SDR50/SDR104 Interface Timing Specification,” on page 82: Changes to Min/Max values: <ul style="list-style-type: none"> – SD2 min from: 0.3 x tCLK; to: 0.46 x tCLK – SD2 max from: 0.7 x tCLK to: 0.54 x tCLK – SD3 min from: 0.3 x tCLK; to: 0.46 x tCLK. Also corrected ID from duplicate SD2 to SD3. – SD3 max from: 0.7 x tCLK; to: 0.54 x tCLK – SD5 max from: 1 ns; to: 0.74 ns • Table 62, “Camera Input Signal Cross Reference, Format, and Bits Per Cycle,” on page 95: Changed RGB565, 16 bits column heading from 2 cycles to 1 cycle. • Table 95, “21 x 21 mm Supplies Contact Assignment,” on page 146: <ul style="list-style-type: none"> – Added description to ZQPAD. – Added description to GPANAIO row: “...output for NXP use only...” • Table 96, “21 x 21 mm Functional Contact Assignments,” on page 148: <ul style="list-style-type: none"> – Changed DRAM_SDCLK_0, DRAM_SDCLK_1 from “<i>Input–Hi-Z</i>” to “<i>Output–0</i>”. • Section 6.2.1.1, “21 x 21 mm Lidded Package” on page 142: Added section. |
| 1 | 3/2016 | <p>Revision 1 changes are within Table 20, “Maximum Supply Currents” on page 48</p> <p>Changed:</p> <ul style="list-style-type: none"> • VDD-ARM_IN with condition 996 MHz, CoreMark maximum current value from 1420 to 1140 • Added footnote regarding values are assumed when VDD_ARM23_IN and VDD_ARM23_CAP are connected to ground. • |
| 0 | 12/2015 | Initial Release |



How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address:

nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C³, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C²Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QoriQ, QoriQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, AMBA, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and μ Vision are registered trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. Arm7, Arm9, Arm11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, Mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2015-2018 NXP B.V.

Document Number: IMX6DQPCEC

Rev. 3

11/2018

