## Description

The 5P49V5944 is a programmable clock generator intended for high-performance consumer, networking, industrial, computing, and data-communications applications. Configurations may be stored in on-chip One-Time Programmable (OTP) memory or changed using $I^{2} \mathrm{C}$ interface. This is IDTs fifth generation of programmable clock technology (VersaClock ${ }^{\circledR} 5$ ).
The frequencies are generated from a single reference clock. The input reference can be either a crystal or an LVCMOS reference clock.

Two select pins allow up to 4 different configurations to be programmed and accessible using processor GPIOs or bootstrapping. The different selections may be used for different operating modes (full function, partial function, partial power-down), regional standards (US, Japan, Europe) or system production margin testing.
The device may be configured to use one of two $I^{2} \mathrm{C}$ addresses to allow multiple devices to be used in a system.

## Pin Assignment



## Features

- Generates up to two independent output frequencies
- High-performance, low phase noise PLL, < 0.7ps RMS typical phase jitter on outputs:
- PCle Gen1-3 compliant clock capability
- USB 3.0 compliant clock capability
- 1 GbE and 10 GbE
- Two fractional output dividers (FODs)
- Independent spread spectrum capability on each output pair
- Four banks of internal non-volatile in-system programmable or factory programmable OTP memory
- $\mathrm{I}^{2} \mathrm{C}$ serial programming interface
- One reference LVCMOS output clock
- Two universal output pairs:
- Each configurable as one differential output pair or two LVCMOS outputs
- I/O standards:
- Single-ended I/Os: 1.8 V to 3.3 V LVCMOS
- Differential I/Os: LVPECL, LVDS and HCSL
- Input frequency ranges:
- LVCMOS reference clock input (XIN/REF): 1 MHz to 200MHz
- Crystal frequency range: 8 MHz to 40 MHz
- Output frequency ranges:
- LVCMOS clock outputs: 1 MHz to 200MHz
- LVDS, LVPECL, HCSL differential clock outputs: 1 MHz to 350 MHz
- Individually selectable output voltage (1.8V, 2.5V, 3.3V) for each output pair
- Programmable loop bandwidth
- Programmable output to output skew
- Programmable slew rate control
- Programmable crystal load capacitance
- Individual output enable/disable
- Power-down mode
- $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$ or 3.3 V core $\mathrm{V}_{\mathrm{DDD}}, \mathrm{V}_{\mathrm{DDA}}$
- $3 \times 3 \mathrm{~mm} 20-\mathrm{VFQFPN}$ package
- $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ industrial temperature operation


## Functional Block Diagram



## Applications

- Ethernet switch/router
- PCI Express 1.0/2.0/3.0
- Broadcast video/audio timing
- Multi-function printer
- Processor and FPGA clocking
- Any-frequency clock conversion
- MSAN/DSLAM/PON
- Fiber channel, SAN
- Telecom line cards
- 1 GbE and 10 GbE

Table 1: Pin Descriptions

| Number | Name | Type |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | XOUT | Input |  | Crystal Oscillator interface output. |
| 2 | XIN/REF | Input |  | Crystal Oscillator interface input, or single-ended LVCMOS clock input. Ensure that the input voltage is 1.2 V max. Refer to the section "Overdriving the XIN/REF Interface". |
| 3 | VDDA | Power |  | Analog functions power supply pin. Connect to 1.8 V to 3.3 V . VDDA and VDDD should have the same voltage applied. |
| 4 | GND | Power |  | Connect to ground. |
| 5 | SD/OE | Input | Pull-down | Enables/disables the outputs (OE) or powers down the chip (SD). The SH bit controls the configuration of the SD/OE pin. The SH bit needs to be high for SD/OE pin to be configured as SD. The SP bit (0x02) controls the polarity of the signal to be either active HIGH or LOW only when pin is configured as OE (Default is active LOW.) Weak internal pull down resistor. When configured as SD, device is shut down, differential outputs are driven high/low, and the singleended LVCMOS outputs are driven low. When configured as OE, and outputs are disabled, the outputs can be selected to be tri-stated or driven high/low, depending on the programming bits as shown in the SD/OE Pin Function Truth table. |
| 6 | SEL1/SDA | Input | Pull-down | Configuration select pin, or I2C SDA input as selected by OUTO_SEL_I2CB. Weak internal pull down resistor. |
| 7 | SELO/SCL | Input | Pull-down | Configuration select pin, or I2C SCL input as selected by OUTO_SEL_I2CB. Weak internal pull down resistor. |
| 8 | VDDO2 | Power |  | Output power supply. Connect to 1.8 to 3.3 V . Sets output voltage levels for OUT2/OUT2B. |
| 9 | OUT2 | Output |  | Output Clock 2. Please refer to the Output Drivers section for more details. |
| 10 | OUT2B | Output |  | Complementary Output Clock 2. Please refer to the Output Drivers section for more details. |
| 11 | GND | Power |  | Connect to ground. |
| 12 | GND | Power |  | Connect to ground. |
| 13 | OUT1B | Output |  | Complementary Output Clock 1. Please refer to the Output Drivers section for more details. |
| 14 | OUT1 | Output |  | Output Clock 1. Please refer to the Output Drivers section for more details. |
| 15 | VDDO1 | Power |  | Output power supply. Connect to 1.8 to 3.3 V . Sets output voltage levels for OUT1/OUT1B. |
| 16 | GND | Power |  | Connect to ground. |
| 17 | VDDD | Power |  | Digital functions power supply pin. Connect to 1.8 to 3.3 V . VDDA and VDDB should have the same voltage applied. |
| 18 | GND | Power |  | Connect to ground. |
| 19 | VDDO0 | Power |  | Power supply pin for OUTO_SEL_I2CB. Connect to 1.8 to 3.3 V . Sets output voltage levels for OUTO. |
| 20 | OUT0_SELB_I2C | Input/Output | Pull-down | Latched input/LVCMOS Output. At power up, the voltage at the pin OUTO_SEL_I2CB is latched by the part and used to select the state of pins 8 and 9. If a weak pull up ( 10 Kohms ) is placed on OUTO_SEL_I2CB, pins 8 and 9 will be configured as hardware select pins, SEL1 and SELO. If a weak pull down (10Kohms) is placed on OUTO_SEL_I2CB or it is left floating, pins 8 and 9 will act as the SDA and SCL pins of an I2C interface. After power up, the pin acts as a LVCMOS reference output. |
| ePAD |  |  |  | Connect to ground pad. |

## PLL Features and Descriptions

## Spread Spectrum

To help reduce electromagnetic interference (EMI), the 5 P49V5944 supports spread spectrum modulation. The output clock frequencies can be modulated to spread energy across a broader range of frequencies, lowering system EMI. The 5P49V5944 implements spread spectrum using the Fractional-N output divide, to achieve controllable modulation rate and spreading magnitude. The spread spectrum can be applied to any output clock, any clock frequency, and any spread amount from $\pm 0.25 \%$ to $\pm 2.5 \%$ center spread and $-0.5 \%$ to $-5 \%$ down spread.

## Table 2: Loop Filter

PLL loop bandwidth range depends on the input reference frequency (Fref) and can be set between the loop bandwidth range as shown in the table below.

| Input Reference <br> Frequency-Fref <br> (MHz) | Loop <br> Bandwidth Min <br> $\mathbf{( k H z )}$ | Loop <br> Bandwidth Max <br> $(\mathbf{k H z})$ |
| :---: | :---: | :---: |
| 1 | 40 | 126 |
| 350 | 300 | 1000 |

## Table 3: Configuration Table

This table shows the SEL1, SELO settings to select the configuration stored in OTP. Four configurations can be stored in OTP. These can be factory programmed or user programmed.

| OUTO_SEL_I2CB <br> at POR | SEL1 | SELO | I $^{2} \mathbf{C}$ <br> Access | REG0:7 | Config |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | No | 0 | 0 |
| 1 | 0 | 1 | No | 0 | 1 |
| 1 | 1 | 0 | No | 0 | 2 |
| 1 | 1 | 1 | No | 0 | 3 |
| 0 | X | X | Yes | 1 | $1^{2} \mathrm{C}$ <br> defaults |
| 0 | X | X | Yes | 0 | 0 |

At power up time, the SELO and SEL1 pins must be tied to either the VDDD/VDDA power supply so that they ramp with that supply or are tied low (this is the same as floating the pins). This will cause the register configuration to be loaded that is selected according to Table 3 above. Providing that OUT0_SEL_I2CB was 1 at POR and OTP register 0:7 $=0$, after the first 10 ms of operation the levels of the SELx pins can be changed, either to low or to the same level as VDDD/VDDA. The SELx pins must be driven with a digital signal of < 300ns Rise/Fall time and only a single pin can be changed at a time.

After a pin level change, the device must not be interrupted for at least 1 ms so that the new values have time to load and take effect.

If OUTO_SEL_I2CB was 0 at POR, alternate configurations can only be loaded via the $I^{2} \mathrm{C}$ interface.

## Reference Clock Input Pins

The 5P49V5944 supports one clock input. The clock input (XIN/ REF) can be driven by either an external crystal or a reference clock.

## Crystal Input (XIN/REF)

The crystal used should be a fundamental mode quartz crystal; overtone crystals should not be used.

A crystal manufacturer will calibrate its crystals to the nominal frequency with a certain load capacitance value. When the oscillator load capacitance matches the crystal load capacitance, the oscillation frequency will be accurate. When the oscillator load capacitance is lower than the crystal load capacitance, the oscillation frequency will be higher than nominal and vice versa so for an accurate oscillation frequency you need to make sure to match the oscillator load capacitance with the crystal load capacitance.
To set the oscillator load capacitance there are two tuning capacitors in the IC, one at XIN and one at XOUT. They can be adjusted independently but commonly the same value is used for both capacitors. The value of each capacitor is composed of a fixed capacitance amount plus a variable capacitance amount set with the XTAL[5:0] register. Adjustment of the crystal tuning capacitors allows for maximum flexibility to accommodate crystals from various manufacturers. The range of tuning capacitor values available are in accordance with the following table.

XTAL[5:0] Tuning Capacitor Characteristics

| Parameter | Bits | Step (pF) | Min. (pF) | Max. (pF) |
| :---: | :---: | :---: | :---: | :---: |
| XTAL | 6 | 0.5 | 9 | 25 |

The capacitance at each crystal pin inside the chip starts at $9 p F$ with setting 000000b and can be increased up to 25 pF with setting 111111 b . The step per bit is 0.5 pF .

You can write the following equation for this capacitance:
$\mathrm{Ci}=9 \mathrm{pF}+0.5 \mathrm{pF} \times \mathrm{XTAL}[5: 0]$
The PCB where the IC and the crystal will be assembled adds some stray capacitance to each crystal pin and more capacitance can be added to each crystal pin with additional external capacitors.


You can write the following equations for the total capacitance at each crystal pin:
$\mathrm{C}_{\mathrm{XIN}}=\mathrm{Ci}_{1}+\mathrm{Cs}_{1}+\mathrm{Ce}_{1}$
$\mathrm{C}_{\text {XOUT }}=\mathrm{Ci}_{2}+\mathrm{Cs}_{2}+\mathrm{Ce}_{2}$
$\mathrm{Ci}_{1}$ and $\mathrm{Ci}_{2}$ are the internal, tunable capacitors. $\mathrm{Cs}_{1}$ and $\mathrm{Cs}_{2}$ are stray capacitances at each crystal pin and typical values are between 1 pF and 3 pF .
$\mathrm{Ce}_{1}$ and $\mathrm{Ce}_{2}$ are additional external capacitors that can be added to increase the crystal load capacitance beyond the tuning range of the internal capacitors. However, increasing the load capacitance reduces the oscillator gain so please consult the factory when adding $\mathrm{Ce}_{1}$ and/or $\mathrm{Ce}_{2}$ to avoid crystal startup issues. $\mathrm{Ce}_{1}$ and $\mathrm{Ce}_{2}$ can also be used to adjust for unpredictable stray capacitance in the PCB.

The final load capacitance of the crystal:
$C_{L}=C_{\text {XIN }} \times C_{\text {XOUT }} /\left(C_{X I N}+C_{\text {XOUT }}\right)$
For most cases it is recommended to set the value for capacitors the same at each crystal pin:
$C_{\text {XIN }}=C_{\text {XOUT }}=C x \rightarrow C_{L}=C x / 2$
The complete formula when the capacitance at both crystal pins is the same:
$\mathrm{C}_{\mathrm{L}}=(9 \mathrm{pF}+0.5 \mathrm{pF} \times \mathrm{XTAL}[5: 0]+\mathrm{Cs}+\mathrm{Ce}) / 2$
Example 1: The crystal load capacitance is specified as $8 p F$ and the stray capacitance at each crystal pin is Cs $=1.5 \mathrm{pF}$. Assuming equal capacitance value at XIN and XOUT, the equation is as follows:
$8 \mathrm{pF}=(9 \mathrm{pF}+0.5 \mathrm{pF} \times \mathrm{XTAL}[5: 0]+1.5 \mathrm{pF}) / 2 \rightarrow$
$0.5 \mathrm{pF} \times$ XTAL[5:0] $=5.5 \mathrm{pF} \rightarrow$ XTAL[5:0] $=11$ (decimal)
Example 2: The crystal load capacitance is specified as 12 pF and the stray capacitance Cs is unknown. Footprints for external capacitors Ce are added and a worst case Cs of 5 pF is used. For now we use $\mathrm{Cs}+\mathrm{Ce}=5 \mathrm{pF}$ and the right value for Ce can be determined later to make 5 pF together with Cs.
$12 \mathrm{pF}=(9 \mathrm{pF}+0.5 \mathrm{pF} \times$ XTAL[5:0] $+5 \mathrm{pF}) / 2 \rightarrow$
XTAL[5:0] = 20 (decimal)

## OTP Interface

The 5P49V5944 can also store its configuration in an internal OTP. The contents of the device's internal programming registers can be saved to the OTP by setting burn_start (W114[3]) to high and can be loaded back to the internal programming registers by setting usr_rd_start(W114[0]) to high.
To initiate a save or restore using $I^{2} \mathrm{C}$, only two bytes are transferred. The Device Address is issued with the read/write bit set to " 0 ", followed by the appropriate command code. The save or restore instruction executes after the STOP condition is issued by the Master, during which time the 5P49V5944 will not generate Acknowledge bits. The 5P49V5944 will acknowledge the instructions after it has completed execution of them. During that time, the $I^{2} \mathrm{C}$ bus should be interpreted as busy by all other users of the bus.

On power-up of the 5P49V5944, an automatic restore is performed to load the OTP contents into the internal programming registers. The 5P49V5944 will be ready to accept a programming instruction once it acknowledges its 7-bit $\mathrm{I}^{2} \mathrm{C}$ address.
Availability of Primary and Secondary $\mathrm{I}^{2} \mathrm{C}$ addresses to allow programming for multiple devices in a system. The $\mathrm{I}^{2} \mathrm{C}$ slave address can be changed from the default 0xD4 to 0xD0 by programming the I2C_ADDR bit DO. VersaClock 5 Programming Guide provides detailed $\mathrm{I}^{2} \mathrm{C}$ programming guidelines and register map.

## SD/OE Pin Function

The polarity of the SD/OE signal pin can be programmed to be either active HIGH or LOW with the SP bit (W16[1]). When SP is " 0 " (default), the pin becomes active LOW and when SP is " 1 ", the pin becomes active HIGH. The SD/OE pin can be configured as either to shutdown the PLL or to enable/disable the outputs. The SH bit controls the configuration of the SD/OE pin The SH bit needs to be high for SD/OE pin to be configured as SD.


When configured as SD, device is shut down, differential outputs are driven High/low, and the single-ended LVCMOS outputs are driven low. When configured as OE, and outputs are disabled, the outputs are driven high/low.

## Table 4: SD/OE Pin Function Truth Table

| SH bit | SP bit | OSn bit | OEn bit | SD/OE | OUTn |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | X | x | Tri-state ${ }^{2}$ |
| 0 | 0 | 1 | 0 | x | Output active |
| 0 | 0 | 1 | 1 | 0 | Output active |
| 0 | 0 | 1 | 1 | 1 | Output driven High Low |
| 0 | 1 | 0 | X | X | Tri-state ${ }^{2}$ |
| 0 | 1 | 1 | 0 | x | Output active |
| 0 | 1 | 1 | 1 | 0 | Output driven High Low |
| 0 | 1 | 1 | 1 | 1 | Output active |
| 1 | 0 | 0 | X | 0 | Tri-state ${ }^{2}$ |
| 1 | 0 | 1 | 0 | 0 | Output active |
| 1 | 0 | 1 | 1 | 0 | Output active |
| 1 | 1 | 0 | x | 0 | Tri-state ${ }^{2}$ |
| 1 | 1 | 1 | 0 | 0 | Output active |
| 1 | 1 | 1 | 1 | 0 | Output driven High Low |
| 1 | X | X | X | 1 | Output driven High Low ${ }^{1}$ |

Note 1 : Global Shutdown
Note 2 : Tri-state regardless of OEn bits

## Output Alignment

Each output divider block has a synchronizing POR pulse to provide startup alignment between outputs. This allows alignment of outputs for low skew performance. The phase alignment works both for integer output divider values and for fractional output divider values.

Besides the POR at power up, the same synchronization reset is also triggered when switching between configurations with the SELO/1 pins. This ensures that the outputs remain aligned in every configuration. This reset causes the outputs to suspend for a few hundred microseconds so the switchover is not glitch-less. The reset can be disabled for applications where glitch-less switch over is required and alignment is not critical.

When using $I^{2} \mathrm{C}$ to reprogram an output divider during operation, alignment can be lost. Alignment can be restored by manually triggering the reset through $\mathrm{I}^{2} \mathrm{C}$.
When alignment is required for outputs with different frequencies, the outputs are actually aligned on the falling edges of each output by default. Rising edge alignment can also be achieved by utilizing the programmable skew feature to delay the faster clock by 180 degrees. The programmable skew feature also allows for fine tuning of the alignment.
For details of register programming, please see VersaClock 5 Family Register Descriptions and Programming Guide for details.

## Output Divides

Each of the four output divides are comprised of a 12-bit integer counter, and a 24 -bit fractional counter. The output divide can operate in integer divide only mode for improved performance, or utilize the fractional counters to generate any frequency with a synthesis accuracy better than 50 ppb .

The output divide also has the capability to apply a spread modulation to the output frequency. Independent of output frequency, a triangle wave modulation between 30 and 63 kHz may be generated.

## Output Skew

For outputs that share a common output divide value, there will be the ability to skew outputs by quadrature values to minimize interaction on the PCB. The skew on each output can be adjusted from 0 to 360 degrees. Skew is adjusted in units equal to $1 / 32$ of the VCO period. So, for 100 MHz output and a 2800 MHz VCO , you can select how many 11.161 ps units you want added to your skew (resulting in units of 0.402 degrees). For example, $0,0.402,0.804,1.206,1.408$, and so on. The granularity of the skew adjustment is always dependent on the VCO period and the output period.

## Output Drivers

The OUT1 to OUT2 clock outputs are provided with register-controlled output drivers. By selecting the output drive type in the appropriate register, any of these outputs can support LVCMOS, LVPECL, HCSL or LVDS logic levels

The operating voltage ranges of each output is determined by its independent output power pin ( $\mathrm{V}_{\mathrm{DDO}}$ ) and thus each can have different output voltage levels. Output voltage levels of 2.5 V or 3.3 V are supported for differential HCSL, LVPECL operation, and $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$, or 3.3 V are supported for LVCMOS and differential LVDS operation.
Each output may be enabled or disabled by register bits. When disabled an output will be in a logic 0 state as determined by the programming bit table shown on page 6.

## LVCMOS Operation

When a given output is configured to provide LVCMOS levels, then both the OUTx and OUTxB outputs will toggle at the selected output frequency. All the previously described configuration and control apply equally to both outputs. Frequency, phase alignment, voltage levels and enable / disable status apply to both the OUTx and OUTxB pins. The OUTx and OUTxB outputs can be selected to be phase-aligned with each other or inverted relative to one another by register programming bits. Selection of phase-alignment may have negative effects on the phase noise performance of any part of the device due to increased simultaneous switching noise within the device.

## Device Hardware Configuration

The 5P49V5944 supports an internal One-Time Programmable (OTP) memory that can be pre-programmed at the factory with up to 4 complete device configuration.

These configurations can be over-written using the serial interface once reset is complete. Any configuration written via the programming interface needs to be re-written after any power cycle or reset. Contact IDT if a specific
factory-programmed configuration is desired.

## Device Start-up \& Reset Behavior

The 5P49V5944 has an internal power-up reset (POR) circuit. The POR circuit will remain active for a maximum of 10 ms after device power-up.
Upon internal POR circuit expiring, the device will exit reset and begin self-configuration.
The device will load internal registers according to Table 3.
Once the full configuration has been loaded, the device will respond to accesses on the serial port and will attempt to lock the PLL to the selected source and begin operation.

## Power Up Ramp Sequence

VDDA and VDDD must ramp up together. VDDOO-2 must ramp up before, or concurrently with, VDDA and VDDD. All power supply pins must be connected to a power rail even if the output is unused. All power supplies must ramp in a linear fashion and ramp monotonically.


## $I^{2} \mathrm{C}$ Mode Operation

The device acts as a slave device on the $I^{2} \mathrm{C}$ bus using one of the two $I^{2} \mathrm{C}$ addresses ( $0 \times \mathrm{D} 0$ or $0 \times \mathrm{D} 4$ ) to allow multiple devices to be used in the system. The interface accepts byte-oriented block write and block read operations. Two address bytes specify the register address of the byte position of the first register to write or read. Data bytes (registers) are accessed in sequential order from the lowest to the highest byte (most significant bit first). Read and write block transfers can be stopped after any complete byte transfer. During a write operation, data will not be moved into the registers until the STOP bit is received, at which point, all data received in the block write will be written simultaneously.
For full electrical $\mathrm{I}^{2} \mathrm{C}$ compliance, it is recommended to use external pull-up resistors for SDATA and SCLK. The internal pull-down resistors have a size of $100 \mathrm{k} \Omega$ typical.

Current Read

| $S$ | Dev Addr + R | A | Data 0 | A | Data 1 | A | 000 | A | Data $n$ | Abar | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Sequential Read

| s | Dev Addr + W | A | Reg start Addr | A | Sr | Dev Addr + R | A | Data 0 | A | Data 1 | A | $\bigcirc \circ \bigcirc$ | A | Data n | Abar | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Sequential Write

| s | Dev Addr + W | A | Reg start Addr | A | Data 0 | A | Data 1 | A | $\bigcirc \circ \bigcirc$ | A | Data n | A | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| $\square$ from master to slave | S = start |
| :--- | :--- |
| $\square$ from slave to master | Sr = repeated start |
|  | A acknowledge <br> Abar= none acknowledge <br>  <br> $\mathrm{P}=$ stop |

## $I^{2} \mathrm{C}$ Slave Read and Write Cycle Sequencing

## Table 5: $\mathrm{I}^{2} \mathrm{C}$ Bus DC Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | For SEL1/SDA pin <br> and SELO/SCL <br> pin. | $0.7 x$ VDDD |  | $5.5^{2}$ | V |
| VIL | Input LOW Level | For SEL1/SDA pin <br> and SELO/SCL <br> pin. | GND-0.3 |  | $0.3 \times V D D D$ | V |
| VHYS | Hysteresis of Inputs |  | $0.05 \times \mathrm{VDDD}$ |  |  | V |
| IIN | Input Leakage Current |  | -1 |  | 30 | $\mu \mathrm{~A}$ |
| VOL | Output LOW Voltage | IOL $=3 \mathrm{~mA}$ |  | 0.4 | V |  |

## Table 6: $I^{2} \mathrm{C}$ Bus AC Characteristics

| Symbol | Parameter |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FSCLK | Serial Clock Frequency (SCL) |  | 10 |  | 400 | kHz |
| tBUF | Bus free time between STOP and START |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| tSU:START | Setup Time, START |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| tHD:START | Hold Time, START |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| tSU:DATA | Setup Time, data input (SDA) |  | 0.1 |  |  | $\mu \mathrm{s}$ |
| tHD:DATA | Hold Time, data input (SDA) ${ }^{1}$ |  | 0 |  |  | $\mu \mathrm{s}$ |
| tOVD | Output data valid from clock |  |  |  | 0.9 | $\mu \mathrm{s}$ |
| CB | Capacitive Load for Each Bus Line |  |  |  | 400 | pF |
| tR | Rise Time, data and clock (SDA, SCL) |  | $20+0.1 \times$ CB |  | 300 | ns |
| tF | Fall Time, data and clock (SDA, SCL) |  | $20+0.1 \times \mathrm{CB}$ |  | 300 | ns |
| tHIGH | HIGH Time, clock (SCL) |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| tLOW | LOW Time, clock (SCL) |  | 1.3 |  |  | $\mu \mathrm{S}$ |
| tSU:STOP | Setup Time, STOP |  | 0.6 |  |  | $\mu \mathrm{s}$ |

Note 1: A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the $\mathrm{V}_{\mathrm{IH}}(\mathrm{MIN})$ of the SCL signal) to bridge the undefined region of the falling edge of SCL.

Note 2: $I^{2} \mathrm{C}$ inputs are 5 V tolerant.

## Table 7: Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 5P49V5944. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| Item | Rating |
| :--- | :--- |
| Supply Voltage, $\mathrm{V}_{\mathrm{DDA},} \mathrm{V}_{\mathrm{DDD}}, \mathrm{V}_{\mathrm{DDO}}$ | 3.465 V |
| Inputs <br> XIN/REF <br> Other inputs | 0 V to 1.2 V voltage swing <br> -0.5 V to $\mathrm{V}_{\mathrm{DDD}}$ |
| Outputs, $\mathrm{V}_{\mathrm{DDO}}$ (LVCMOS) | -0.5 V to $\mathrm{V}_{\mathrm{DDO}}+0.5 \mathrm{~V}$ |
| Outputs, IO (SDA) | 10 mA |
| Package Thermal Impedance, $\theta_{\mathrm{JA}}$ | $48.43^{\circ} \mathrm{C} / \mathrm{W}(0 \mathrm{mps})$ |
| Package Thermal Impedance, $\theta_{\mathrm{JC}}$ | $41.8^{\circ} \mathrm{C} / \mathrm{W}(0 \mathrm{mps})$ |
| Storage Temperature, $\mathrm{T}_{\text {STG }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| ESD Human Body Model | 2000 V |
| Junction Temperature | $125^{\circ} \mathrm{C}$ |

## Table 8: Recommended Operation Conditions

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DDOx }}$ | Power supply voltage for supporting 1.8V outputs | 1.71 | 1.8 | 1.89 | V |
| $\mathrm{~V}_{\text {DDOx }}$ | Power supply voltage for supporting 2.5V outputs | 2.375 | 2.5 | 2.625 | V |
| $\mathrm{~V}_{\text {DDOx }}$ | Power supply voltage for supporting 3.3V outputs | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{~V}_{\text {DDD }}$ | Power supply voltage for core logic functions. | 1.71 |  | 3.465 | V |
| $\mathrm{~V}_{\text {DDA }}$ | Analog power supply voltage. Use filtered analog power <br> supply if available. | 1.71 |  | 3.465 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating temperature, ambient | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{C}_{\text {LOAD_OUT }}$ | Maximum load capacitance (3.3V LVCMOS only) |  |  | 15 | pF |
| $\mathrm{F}_{\text {IN }}$ | External reference crystal | 8 |  | 40 | MHz |
| $\mathrm{t}_{\text {PU }}$ | Power up time for all VDDs to reach minimum specified <br> voltage (power ramps must be monotonic) | 0.05 |  | 5 | ms |

Note: $\mathrm{V}_{\mathrm{DDO}} 1$ and $\mathrm{V}_{\mathrm{DDO}} 2$ must be powered on either before or simultaneously with $\mathrm{V}_{\mathrm{DDD}}, \mathrm{V}_{\mathrm{DDA}}$ and $\mathrm{V}_{\mathrm{DDO}} 0$.

# Table 9: Input Capacitance, LVCMOS Output Impedance, and Internal Pull-down Resistance ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ) 

| Symbol | Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance (SD/OE, SEL1/SDA, SEL0/SCL) |  | 3 | 7 | pF |
| Pull-down Resistor | SD/OE, SEL1/SDA, SEL0/SCL, OUT0_SEL_I2CB | 100 |  | 300 | $\mathrm{k} \Omega$ |
| ROUT | LVCMOS Output Driver Impedance (VDDO =1.8V, 2.5V, 3.3V) |  | 17 |  | $\Omega$ |
| XIN/REF | Programmable capacitance at XIN/REF (X1 in parallel with X2) | 0 |  | 8 | pF |
| XOUT | Programmable capacitance at XOUT (X1 in parallel with X2) | 0 |  | 8 | pF |

## Table 10: Crystal Characteristics

| Parameter | Test Conditions | Minimum |  | Typical | Maximum | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| Mode of Oscillation |  | Fundamental |  |  |  |  |
| Frequency |  | 8 | 25 | 40 | MHz |  |
| Equivalent Series Resistance (ESR) |  |  | 10 | 100 | $\Omega$ |  |
| Shunt Capacitance |  |  |  | 7 | pF |  |
| Load Capacitance (CL) @ <=25 MHz |  | 6 | 8 | 12 | pF |  |
| Load Capacitance (CL) >25M to 40M |  | 6 |  | 8 | pF |  |
| Maximum Crystal Drive Level |  |  |  | 100 | $\mu \mathrm{~W}$ |  |

Note: Typical crystal used is FOX 603-25-150. For different reference crystal options please go to www.foxonline.com.

## Table 11: DC Electrical Characteristics

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Iddcore ${ }^{3}$ | Core Supply Current | 100 MHz on all outputs, 25 MHz REFCLK |  | 30 | 34 | mA |
| Iddox | Output Buffer Supply Current | LVPECL, 350 MHz , 3.3V VDDOx |  | 42 | 47 | mA |
|  |  | LVPECL, 350 MHz , 2.5V VDDOx |  | 37 | 42 | mA |
|  |  | LVDS, 350 MHz , 3.3V VDDOx |  | 18 | 21 | mA |
|  |  | LVDS, 350 MHz , 2.5V VDDOx |  | 17 | 20 | mA |
|  |  | LVDS, 350 MHz , 1.8V VDDOx |  | 16 | 19 | mA |
|  |  | HCSL, 250 MHz , 3.3V VDDOx, 2 pF load |  | 29 | 33 | mA |
|  |  | HCSL, 250 MHz , 2.5V VDDOx, 2 pF load |  | 28 | 33 | mA |
|  |  | LVCMOS, 50 MHz , 3.3V, VDDOx ${ }^{1,2}$ |  | 16 | 18 | mA |
|  |  | LVCMOS, $50 \mathrm{MHz}, 2.5 \mathrm{~V}, \mathrm{VDDOx}{ }^{1,2}$ |  | 14 | 16 | mA |
|  |  | LVCMOS, 50 MHz , 1.8V, VDDOx ${ }^{1,2}$ |  | 12 | 14 | mA |
|  |  | LVCMOS, 200 MHz , 3.3V VDDOx ${ }^{1}$ |  | 36 | 42 | mA |
|  |  | LVCMOS, 200 MHz , 2.5V VDDOx ${ }^{1,2}$ |  | 27 | 32 | mA |
|  |  | LVCMOS, 200 MHz , 1.8V VDDOx ${ }^{1,2}$ |  | 16 | 19 | mA |
| Iddpd | Power Down Current | SD asserted, I2C Programming |  | 10 | 14 | mA |

1. Single CMOS driver active.
2. Measured into a 5 " 50 Ohm trace with 2 pF load.
3. Iddcore $=\operatorname{IddA}+$ IddD, no loads.

Table 12: DC Electrical Characteristics for 3.3V LVCMOS $\left(V_{D D O}=3.3 V \pm 5 \%, T_{A}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)^{\mathbf{1}}$

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\mathrm{IOH}=-15 \mathrm{~mA}$ | 2.4 |  | VDDO | V |
| VOL | Output LOW Voltage | $\mathrm{IOL}=15 \mathrm{~mA}$ |  |  | 0.4 | V |
| IOZDD | Output Leakage Current (OUT1~4) | Tri-state outputs, VDDO $=3.465 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| IOZDD | Output Leakage Current (OUTO) | Tri-state outputs, VDDO $=3.465 \mathrm{~V}$ |  |  | 30 | $\mu \mathrm{A}$ |
| VIH | Input HIGH Voltage | Single-ended inputs - SD/OE | 0.7xVDDD |  | VDDD + 0.3 | V |
| VIL | Input LOW Voltage | Single-ended inputs - SD/OE | GND - 0.3 |  | $0.3 x \mathrm{VDDD}$ | V |
| VIH | Input HIGH Voltage | Single-ended input OUT0_SEL_I2CB | 2 |  | VDDO0 + 0.3 | V |
| VIL | Input LOW Voltage | Single-ended input OUT0_SEL_I2CB | GND - 0.3 |  | 0.4 | V |
| VIH | Input HIGH Voltage | Single-ended input - XIN/REF | 0.8 |  | 1.2 | V |
| VIL | Input LOW Voltage | Single-ended input - XIN/REF | GND - 0.3 |  | 0.4 | V |
| TR/TF | Input Rise/Fall Time | SD/OE, SEL1/SDA, SELO/SCL |  |  | 300 | ns |

1. See "Recommended Operating Conditions" table.

Table 13: DC Electrical Characteristics for 2.5V LVCMOS ( $\mathrm{V}_{\mathrm{DDO}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\mathrm{IOH}=-12 \mathrm{~mA}$ | 0.7xVDDO |  |  | V |
| VOL | Output LOW Voltage | $\mathrm{IOL}=12 \mathrm{~mA}$ |  |  | 0.4 | V |
| IOZDD | Output Leakage Current (OUT1~4) | Tri-state outputs, VDDO $=2.625 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| IOZDD | Output Leakage Current (OUT0) | Tri-state outputs, VDDO $=2.625 \mathrm{~V}$ |  |  | 30 | $\mu \mathrm{A}$ |
| VIH | Input HIGH Voltage | Single-ended inputs - SD/OE | 0.7xVDDD |  | VDDD + 0.3 | V |
| VIL | Input LOW Voltage | Single-ended inputs - SD/OE | GND - 0.3 |  | $0.3 x \mathrm{VDDD}$ | V |
| VIH | Input HIGH Voltage | Single-ended input OUT0_SEL_I2CB | 1.7 |  | VDDO0 + 0.3 | V |
| VIL | Input LOW Voltage | Single-ended input OUTO_SEL_I2CB | GND - 0.3 |  | 0.4 | V |
| VIH | Input HIGH Voltage | Single-ended input - XIN/REF | 0.8 |  | 1.2 | V |
| VIL | Input LOW Voltage | Single-ended input - XIN/REF | GND - 0.3 |  | 0.4 | V |
| TR/TF | Input Rise/Fall Time | SD/OE, SEL1/SDA, SEL0/SCL |  |  | 300 | ns |

Table 14: DC Electrical Characteristics for 1.8V LVCMOS (VDDO $=1.8 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\mathrm{IOH}=-8 \mathrm{~mA}$ | $0.7 \times \mathrm{VDDO}$ |  | VDDO | V |
| VOL | Output LOW Voltage | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  | $0.25 \times \mathrm{VDDO}$ | V |
| IOZDD | Output Leakage Current (OUT1~4) | Tri-state outputs, VDDO $=1.89 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| IOZDD | Output Leakage Current (OUT0) | Tri-state outputs, VDDO $=1.89 \mathrm{~V}$ |  |  | 30 | $\mu \mathrm{A}$ |
| VIH | Input HIGH Voltage | Single-ended inputs - SD/OE | 0.7 * VDDD |  | VDDD + 0.3 | V |
| VIL | Input LOW Voltage | Single-ended inputs - SD/OE | GND - 0.3 |  | 0.3 * VDDD | V |
| VIH | Input HIGH Voltage | Single-ended input OUTO_SEL_I2CB | 0.65 * VDDO0 |  | VDDO0 + 0.3 | V |
| VIL | Input LOW Voltage | Single-ended input OUTO_SEL_I2CB | GND - 0.3 |  | 0.4 | V |
| VIH | Input HIGH Voltage | Single-ended input - XIN/REF | 0.8 |  | 1.2 | V |
| VIL | Input LOW Voltage | Single-ended input - XIN/REF | GND - 0.3 |  | 0.4 | V |
| TR/TF | Input Rise/Fall Time | SD/OE, SEL1/SDA, SELO/SCL |  |  | 300 | ns |

Table 15: DC Electrical Characteristics for LVDS ( $\mathrm{V}_{\mathrm{DDO}}=3.3 \mathrm{~V} \pm 5 \%$ or $2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OT }}(+)$ | Differential Output Voltage for the TRUE binary state | 247 |  | 454 | mV |
| $\mathrm{V}_{\text {OT }}(-)$ | Differential Output Voltage for the FALSE binary state | -247 |  | -454 | mV |
| $\triangle \mathrm{V}_{\text {OT }}$ | Change in $\mathrm{V}_{\text {OT }}$ between Complimentary Output States |  |  | 50 | mV |
| $\mathrm{V}_{\text {OS }}$ | Output Common Mode Voltage (Offset Voltage) | 1.125 | 1.25 | 1.375 | V |
| $\triangle \mathrm{~V}_{\text {OS }}$ | Change in $\mathrm{V}_{\text {OS }}$ between Complimentary Output States |  |  | 50 | mV |
| $\mathrm{I}_{\text {OS }}$ | Outputs Short Circuit Current, $\mathrm{V}_{\text {OUT }^{+} \text {or } \mathrm{V}_{\text {OUT }}=}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {DDO }}$ |  | 9 | 24 | mA |
| $\mathrm{l}_{\text {OSD }}$ | Differential Outputs Short Circuit Current, $\mathrm{V}_{\text {OUT }^{+}}=\mathrm{V}_{\text {OUT }}-$ |  | 6 | 12 | mA |

Table 16: DC Electrical Characteristics for LVDS ( $\mathrm{V}_{\mathrm{DDO}}=1.8 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OT }}(+)$ | Differential Output Voltage for the TRUE binary state | 247 |  | 454 | mV |
| $\mathrm{V}_{\text {OT }}(-)$ | Differential Output Voltage for the FALSE binary state | -247 |  | -454 | mV |
| $\triangle \mathrm{V}_{\text {OT }}$ | Change in $\mathrm{V}_{\text {OT }}$ between Complimentary Output States |  |  | 50 | mV |
| $\mathrm{V}_{\text {OS }}$ | Output Common Mode Voltage (Offset Voltage) | 0.8 | 0.875 | 0.95 | V |
| $\triangle \mathrm{~V}_{\text {OS }}$ | Change in $\mathrm{V}_{\text {Os }}$ between Complimentary Output States |  |  | 50 | mV |
| $\mathrm{I}_{\text {OS }}$ | Outputs Short Circuit Current, $\mathrm{V}_{\text {OUT }^{+} \text {or } \mathrm{V}_{\text {OUT }}=0}=0$ or $\mathrm{V}_{\text {DDO }}$ |  | 9 | 24 | mA |
| $\mathrm{I}_{\text {OSD }}$ | Differential Outputs Short Circuit Current, $\mathrm{V}_{\text {OUT }^{+}}=\mathrm{V}_{\text {OUT }}-$ |  | 6 | 12 | mA |

Table 17: DC Electrical Characteristics for LVPECL (VDO $=3.3 \mathrm{~V} \pm 5 \%$ or $2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage HIGH, terminated through $50 \Omega$ tied to $\mathrm{V}_{\mathrm{DD}}-2 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{DDO}}-1.19$ |  | $\mathrm{~V}_{\mathrm{DDO}}-0.69$ | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Voltage LOW, terminated through $50 \Omega$ tied to $\mathrm{V}_{\mathrm{DD}}-2 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{DDO}}-1.94$ |  | $\mathrm{~V}_{\mathrm{DDO}}-1.4$ | V |
| $\mathrm{~V}_{\mathrm{SWING}}$ | Peak-to-Peak Output Voltage Swing | 0.55 |  | 0.993 | V |

Table 18: Electrical Characteristics - DIF 0.7V Low Power HCSL Differential Outputs
$\left(\mathrm{V}_{\text {DDO }}=3.3 \mathrm{~V} \pm 5 \%, 2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Conditions | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| dV/dt | Slew Rate | Scope averaging on | 1 |  | 4 | V/ns | 1,2,3 |
| $\Delta \mathrm{dV} / \mathrm{dt}$ | Slew Rate | Scope averaging on |  |  | 20 | \% | 1,2,3 |
| VHIGH | Voltage High | Statistical measurement on single-ended signal using oscilloscope math function (Scope averaging ON) | 660 |  | 850 | mV | 1,6,7 |
| VLOW | Voltage Low |  | -150 |  | 150 | mV | 1,6 |
| VMAX | Maximum Voltage | Measurement on single-ended signal using absolute value (Scope averaging off) |  |  | 1150 | mV | 1 |
| VMIN | Minimum Voltage |  | -300 |  |  | mV | 1 |
| VSWING | Voltage Swing | Scope averaging off | 300 |  |  | mV | 1,2,6 |
| VCROSS | Crossing Voltage Value | Scope averaging off | 250 |  | 550 | mV | 1,4,6 |
| $\triangle$ VCROSS | Crossing Voltage variation | Scope averaging off |  |  | 140 | mV | 1,5 |

1. Guaranteed by design and characterization. Not $100 \%$ tested in production.
2. Measured from differential waveform.
3. Slew rate is measured through the $\mathrm{V}_{\text {SWING }}$ voltage range centered around differential 0 V . This results in a $\pm 150 \mathrm{mV}$ window around differential 0 V .
4. $\mathrm{V}_{\text {CROSS }}$ is defined as voltage where Clock = Clock\# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock\# falling).
5. The total variation of all $\mathrm{V}_{\text {CROSS }}$ measurements in any particular system. Note that this is a subset of $\mathrm{V}_{\mathrm{CROSS}}$ min/max ( $\mathrm{V}_{\mathrm{CROSS}}$ absolute) allowed. The intent is to limit $\mathrm{V}_{\text {CROSS }}$ induced modulation by setting $\Delta \mathrm{V}_{\text {CROSS }}$ to be smaller than $\mathrm{V}_{\text {CROSS }}$ absolute.
6. Measured from single-ended waveform.
7. Measured with scope averaging off, using statistics function. Variation is difference between minimum and maximum.

## Table 19: AC Timing Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{DDO}}=3.3 \mathrm{~V}+5 \%\right.$ or $2.5 \mathrm{~V}+5 \%$ or $1.8 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$
(Spread spectrum generation $=$ OFF)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{IN}}{ }^{1}$ | Input Frequency | Input frequency limit (XIN) | 1 |  | 40 | MHz |
| $\mathrm{f}_{\text {OUT }}$ | Output Frequency | Single ended clock output limit (LVCMOS) | 1 |  | 200 | MHz |
|  |  | Differential cock output limit (LVPECL/ LVDS/HCSL) | 1 |  | 350 |  |
| fvco | VCO Frequency | VCO operating frequency range | 2600 |  | 2900 | MHz |
| $\mathrm{f}_{\text {PFD }}$ | PFD Frequency | PFD operating frequency range | $1{ }^{1}$ |  | 150 | MHz |
| $\mathrm{f}_{\mathrm{BW}}$ | Loop Bandwidth | Input frequency $=25 \mathrm{MHz}$ | 0.06 |  | 0.9 | MHz |
| t2 | Input Duty Cycle | Duty Cycle | 45 | 50 | 55 | \% |
| t3 ${ }^{5}$ | Output Duty Cycle | Measured at VDD/2, all outputs except Reference output OUTO, VDDOX= 2.5 V or 3.3 V | 45 | 50 | 55 | \% |
|  |  | Measured at VDD/2, all outputs except Reference output OUT0, VDDOX=1.8V | 40 | 50 | 60 | \% |
|  |  | Measured at VDD/2, Reference output OUTO $(5 \mathrm{MHz}-120 \mathrm{MHz})$ with $50 \%$ duty cycle input | 40 | 50 | 60 | \% |
|  |  | Measured at VDD/2, Reference output OUTO ( $150.1 \mathrm{MHz}-200 \mathrm{MHz}$ ) with $50 \%$ duty cycle input | 30 | 50 | 70 | \% |
| t4 ${ }^{2}$ | Slew Rate, SLEW[1:0] = 00 | Single-ended 3.3V LVCMOS output clock rise and fall time, $20 \%$ to $80 \%$ of VDDO (Output Load $=5 \mathrm{pF}$ ) VDDOX=3.3V | 1.0 | 2.2 |  | V/ns |
|  | Slew Rate, SLEW[1:0] = 01 |  | 1.2 | 2.3 |  |  |
|  | Slew Rate, SLEW[1:0] = 10 |  | 1.3 | 2.4 |  |  |
|  | Slew Rate, SLEW[1:0] = 11 |  | 1.7 | 2.7 |  |  |
|  | Slew Rate, SLEW[1:0] = 00 | Single-ended 2.5V LVCMOS output clock rise and fall time, $20 \%$ to $80 \%$ of VDDO (Output Load $=5 \mathrm{pF}$ ) VDDOX=2.5V | 0.6 | 1.3 |  |  |
|  | Slew Rate, SLEW[1:0] = 01 |  | 0.7 | 1.4 |  |  |
|  | Slew Rate, SLEW[1:0] = 10 |  | 0.6 | 1.4 |  |  |
|  | Slew Rate, SLEW[1:0] = 11 |  | 1.0 | 1.7 |  |  |
|  | Slew Rate, SLEW[1:0] = 00 | Single-ended 1.8 V LVCMOS output clock rise and fall time, $20 \%$ to $80 \%$ of VDDO (Output Load $=5 \mathrm{pF}$ ) VDDOX=1.8V | 0.3 | 0.7 |  |  |
|  | Slew Rate, SLEW[1:0] = 01 |  | 0.4 | 0.8 |  |  |
|  | Slew Rate, SLEW[1:0] = 10 |  | 0.4 | 0.9 |  |  |
|  | Slew Rate, SLEW[1:0] = 11 |  | 0.7 | 1.2 |  |  |
| t5 | Rise Times | LVDS, 20\% to 80\% |  | 300 |  | ps |
|  | Fall Times | LVDS, 80\% to 20\% |  | 300 |  |  |
|  | Rise Times | LVPECL, 20\% to 80\% |  | 400 |  |  |
|  | Fall Times | LVPECL, 80\% to 20\% |  | 400 |  |  |

$\left.\begin{array}{|c|l|l|l|l|l|}\hline & & \begin{array}{l}\text { Cycle-to-Cycle jitter (Peak-to-Peak), } \\ \text { multiple output frequencies switching, } \\ \text { differential outputs (1.8V to 3.3V nominal } \\ \text { output voltage) } \\ \text { OUT0=25MHz } \\ \text { OUT1=100MHz } \\ \text { OUT2=125MHz } \\ \text { OUT3=156.25MHz }\end{array} & & & \\ \hline \text { Cycle-to-Cycle jitter (Peak-to-Peak), } \\ \text { multiple output frequencies switching, } \\ \text { LVCMOS outputs (1.8 to 3.3V nominal } \\ \text { output voltage) } \\ \text { OUT0=25MHz } \\ \text { OUT1=100MHz } \\ \text { OUT2=125MHz } \\ \text { OUT3=156.25MHz }\end{array}\right)$

1. Practical lower frequency is determined by loop filter settings.
2. A slew rate of $2.75 \mathrm{~V} / \mathrm{ns}$ or greater should be selected for output frequencies of 100 MHz or higher.
3. Includes loading the configuration bits from EPROM to PLL registers. It does not include EPROM programming/write time.
4. Actual PLL lock time depends on the loop configuration.
5. Duty Cycle is only guaranteed at maxslew rate settings.

## Table 20: PCI Express Jitter Specifications ( $\mathrm{V}_{\mathrm{DDO}}=3.3 \mathrm{~V} \pm 5 \%$ or $2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Conditions | Min | Typ | Max | PCle Industry Specification | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l} t_{J} \\ \text { (PCle Gen1) } \end{array}$ | Phase Jitter Peak-to-Peak | $f=100 \mathrm{MHz}, 25 \mathrm{MHz}$ Crystal Input Evaluation Band: 0Hz - Nyquist (clock frequency/2) |  | 30 |  | 86 | ps | 1,4 |
| $t_{\text {REFCLK HF RMS }}$ (PCle Gen2) | Phase Jitter RMS | $\begin{gathered} f=100 \mathrm{MHz}, 25 \mathrm{MHz} \text { Crystal Input } \\ \text { High Band: } 1.5 \mathrm{MHz}-\text { Nyquist (clock } \\ \text { frequency/2) } \\ \hline \end{gathered}$ |  | 2.56 |  | 3.10 | ps | 2,4 |
| $t_{\text {REFCLK LF }}$ RMS (PCle Gen2̄) | Phase Jitter RMS | $\begin{gathered} f=100 \mathrm{MHz}, 25 \mathrm{MHz} \text { Crystal Input } \\ \text { Low Band: } 10 \mathrm{kHz}-1.5 \mathrm{MHz} \end{gathered}$ |  | 0.27 |  | 3.0 | ps | 2,4 |
| t REFCLK_RMS (PCle Gen3) | Phase Jitter RMS | $f=100 \mathrm{MHz}, 25 \mathrm{MHz}$ Crystal Input Evaluation Band: 0Hz - Nyquist (clock frequency/2) |  | 0.8 |  | 1.0 | ps | 3,4 |

Note: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm . The device will meet specifications after thermal equilibrium has been reached under these conditions.

1. Peak-to-Peak jitter after applying system transfer function for the Common Clock Architecture. Maximum limit for PCI Express Gen 1.
2. RMS jitter after applying the two evaluation bands to the two transfer functions defined in the Common Clock Architecture and reporting the worst case results for each evaluation band. Maximum limit for PCI Express Generation 2 is 3.1 ps RMS for $t_{\text {REFCLK_HF_RMS }}$ (High Band) and $3.0 p s$ RMS for $t_{\text {REFCLK_LF_RMS }}$ (Low Band).
3. RMS jitter after applying system transfer function for the common clock architecture. This specification is based on the PCI_Express_Base_r3.0 10 Nov, 2010 specification, and is subject to change pending the final release version of the specification.
4. This parameter is guaranteed by characterization. Not tested in production.

## Table 21: Jitter Specifications ${ }^{\mathbf{1 , 2 , 3}}$

$\left(\mathrm{VDDx}=3.3 \mathrm{~V}+5 \%\right.$ or $2.5 \mathrm{~V}+5 \%, \mathrm{TA}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GbE Random Jitter ( $12 \mathrm{kHz}-20 \mathrm{MHz})^{4}$ | $\mathrm{J}_{\mathrm{GbE}}$ | Crystal in $=25 \mathrm{MHz}$, All CLKn at $125 \mathrm{MHz}^{5}$ | - | 0.79 | 0.95 | ps |
| GbE Random Jitter (1.875-20 MHz) | $\mathrm{R}_{\text {JGbE }}$ | Crystal in $=25 \mathrm{MHz}$, All CLKn at $125 \mathrm{MHz}{ }^{5}$ | - | 0.32 | 0.5 | ps |
| PCI Express 1.1 Common Clocked |  | Total Jitter ${ }^{6}$ | - | 9.1 | 12 | ps |
| PCI Express 2.1 Common Clocked |  | RMS Jitter ${ }^{6}, 10 \mathrm{kHz}$ to 1.5 MHz | - | 0.1 | 0.3 | ps |
|  |  | RMS Jitter ${ }^{6}, 1.5 \mathrm{MHz}$ to 50 MHz | - | 0.9 | 1.1 | ps |
| PCI Express 3.0 Common Clocked |  | RMS Jitter ${ }^{6}$ | - | 0.2 | 0.4 | ps |

## Notes:

${ }^{1}$ All measurements with Spread Spectrum Off.
${ }^{2}$ For best jitter performance, keep the single ended clock input slew rates at more than $1.0 \mathrm{~V} / \mathrm{ns}$ and the differential clock input slew rates more than $0.3 \mathrm{~V} / \mathrm{ns}$.
${ }^{3}$ All jitter data in this table is based upon all output formats being differential. When single-ended outputs are used, there is the potential that the output jitter may increase due to the nature of single-ended outputs. If your configuration implements any single-ended output and any output is required to have jitter less than 3 ps rms, contact IDT for support to validate your configuration and ensure the best jitter performance. In many configurations, CMOS outputs have little to no effect upon jitter.
${ }^{4} \mathrm{DJ}$ for PCl and GbE is $<5 \mathrm{ps} \mathrm{pp}$.
${ }^{5}$ Output FOD in Integer mode.
${ }^{6}$ All output clocks 100 MHz HCSL format. Jitter is from the PCIE jitter filter combination that produces the highest jitter. Jitter is measured with the Intel Clock Jitter Tool, Ver. 1.6.6.

## Table 22: Spread Spectrum Generation Specifications

| Symbol | Parameter | Description | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {OUT }}$ | Output Frequency | Output Frequency Range | 5 |  | 300 | MHz |
| $\mathrm{f}_{\text {MOD }}$ | Mod Frequency | Modulation Frequency | 30 to 63 | kHz |  |  |
| $\mathrm{f}_{\text {SPREAD }}$ | Spread Value | Amount of Spread Value (programmable) - center spread | $\pm 0.25 \%$ to $\pm 2.5 \%$ | $\% \mathrm{ff}$ OUT |  |  |
|  |  | Amount of Spread Value (programmable) - down spread | $-0.5 \%$ to $-5 \%$ |  |  |  |

## Test Circuits and Loads



> HCSL Differential Output Test Load


## Test Circuits and Loads for Outputs

## Phase Noise Plots

$\not \subset$ Agilent E5052A Signal Source Analyzer


Agilent E5052A Signal Source Analyzer


NOTE: OUT1 $=100 \mathrm{MHz}$ HCSL, OUT2 $=156.25 \mathrm{MHz}$; all phase noise plots with spurs on $\left(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\right)$.

5P49V5944 DATASHEET

## 5P49V5944 Application Schematic

The following figure shows an example of 5P49V5944 application schematic. Input and output terminations shown are intended as examples only and may not represent the exact user configuration. In this example, the device is operated at $\mathrm{V}_{\text {DDD }}, \mathrm{V}_{\text {DDA }}=3.3 \mathrm{~V}$. The decoupling capacitors should be located as close as possible to the power pin. A 12 pF parallel resonant 8 MHz to 40 MHz crystal is used in this example. Different crystal frequencies may be used. The $\mathrm{C} 1=\mathrm{C} 2=5 \mathrm{pF}$ are recommended for frequency accuracy. If different crystal types are used, please consult IDT for recommendations. For different board layout, the C1 and C2 may be slightly adjusted for optimizing frequency accuracy.

As with any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. 5P49V5944 provides separate power supplies to isolate any high switching noise from coupling into the internal PLL.

In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the $0.1 \mu \mathrm{f}$ capacitor in each power pin filter should be placed on the device side. The other components can be on the opposite side of the PCB.

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for a wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10 kHz . If a specific frequency noise component is known, such as switching power supply frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitance in the local area of all devices.

The schematic example focuses on functional connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure the logic control inputs are properly set.

5P49V5944 Reference Schematic


5P49V5944 DATASHEET

## Overdriving the XIN/REF Interface

## LVCMOS Driver

The XIN/REF input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XOUT pin can be left floating. The amplitude of the input signal should be between 500 mV and 1.2 V and the slew rate should not be less than $0.2 \mathrm{~V} / \mathrm{ns}$. Figure General Diagram for LVCMOS Driver to XTAL Input Interface shows an example of the interface diagram for a LVCMOS driver.

This configuration has three properties; the total output impedance of Ro and Rs matches the $50 \Omega$ transmission line impedance, the Vrx voltage is generated at the CLKIN inputs which maintains the LVCMOS driver voltage level across the transmission line for best S/N and the R1-R2 voltage divider values ensure that the clock level at XIN is less than the maximum value of 1.2 V .


## General Diagram for LVCMOS Driver to XTAL Input Interface

Table 23 Nominal Voltage Divider Values vs LVCMOS VDD for XIN shows resistor values that ensure the maximum drive level for the XIN/REF port is not exceeded for all combinations of $5 \%$ tolerance on the driver VDD, the VersaClock VDDA and $5 \%$ resistor tolerances. The values of the resistors can be
adjusted to reduce the loading for slower and weaker LVCMOS driver by increasing the voltage divider attenuation as long as the minimum drive level is maintained over all tolerances. To assist this assessment, the total load on the driver is included in the table.

Table 23: Nominal Voltage Divider Values vs LVCMOS VDD for XIN

| LVCMOS Driver VDD | Ro + Rs | R1 | R2 | V_XIN (peak) | Ro + Rs + R1 + R2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3.3 | 50.0 | 130 | 75 | 0.97 | 255 |
| 2.5 | 50.0 | 100 | 100 | 1.00 | 250 |
| 1.8 | 50.0 | 62 | 130 | 0.97 | 242 |

## LVPECL Driver

Figure General Diagram for LVPECL Driver to XTAL Input Interface shows an example of the interface diagram for a $+3.3 V$ LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XIN/REF input. It is recommended that all components in the schematics be placed in the layout; though some components might not be
used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input. If the driver is 2.5 V LVPECL, the only change necessary is to use the appropriate value of R3.


## General Diagram for +3.3V LVPECL Driver to XTAL Input Interface

## LVDS Driver Termination

For a general LVDS interface, the recommended value for the termination impedance $\left(Z_{T}\right)$ is between $90 \Omega$. and $132 \Omega$. The actual value should be selected to match the differential impedance (Zo) of your transmission line. A typical point-to-point LVDS design uses a $100 \Omega$ parallel resistor at the receiver and a $100 \Omega$. differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. The standard termination schematic as shown in figure Standard Termination or the termination of figure Optional Termination can be used, which uses a center tap capacitance to help filter
common mode noise. The capacitor value should be approximately 50 pF . In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the IDT LVDS output. If using a non-standard termination, it is recommended to contact IDT and confirm that the termination will function as intended. For example, the LVDS outputs cannot be AC coupled by placing capacitors between the LVDS outputs and the $100 \Omega$ shunt load. If AC coupling is required, the coupling caps must be placed between the $100 \Omega$ shunt termination and the receiver. In this manner the termination of the LVDS output remains DC coupled.


## Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive $50 \Omega$ transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. The figure below show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.


### 3.3V LVPECL Output Termination (1)



### 3.3V LVPECL Output Termination (2)

## Termination for 2.5V LVPECL Outputs

Figures 2.5V LVPECL Driver Termination Example (1) and (2) show examples of termination for 2.5 V LVPECL driver. These terminations are equivalent to terminating $50 \Omega$ to $V_{D D O}-2 \mathrm{~V}$. For $\mathrm{V}_{\mathrm{DDO}}=2.5 \mathrm{~V}$, the $\mathrm{V}_{\mathrm{DDO}}-2 \mathrm{~V}$ is very close to ground level. The R3 in Figure 2.5V LVPECL Driver Termination Example (3) can be eliminated and the termination is shown in example (2).


### 2.5V LVPECL Driver Termination Example (1)


2.5V LVPECL Driver Termination Example (3)

2.5V LVPECL Driver Termination Example (2)

## PCI Express Application Note

PCI Express jitter analysis methodology models the system response to reference clock jitter. The block diagram below shows the most frequently used Common Clock Architecture in which a copy of the reference clock is provided to both ends of the PCI Express Link.
In the jitter analysis, the transmit (Tx) and receive (Rx) serdes PLLs are modeled as well as the phase interpolator in the receiver. These transfer functions are called $\mathrm{H} 1, \mathrm{H} 2$, and H 3 respectively. The overall system transfer function at the receiver is:
$\mathrm{Ht}(\mathrm{s})=\mathrm{H} 3(\mathrm{~s}) \times[\mathrm{H} 1(\mathrm{~s})-\mathrm{H} 2(\mathrm{~s})]$
The jitter spectrum seen by the receiver is the result of applying this system transfer function to the clock spectrum $X(s)$ and is:
$\mathrm{Y}(\mathrm{s})=\mathrm{X}(\mathrm{s}) \times \mathrm{H} 3(\mathrm{~s}) \times[\mathrm{H} 1(\mathrm{~s})-\mathrm{H} 2(\mathrm{~s})]$
In order to generate time domain jitter numbers, an inverse Fourier Transform is performed on $\mathrm{X}(\mathrm{s}) \times \mathrm{H} 3(\mathrm{~s}) \times[\mathrm{H} 1(\mathrm{~s})-$ H2(s)].


## PCI Express Common Clock Architecture

For PCI Express Gen 1, one transfer function is defined and the evaluation is performed over the entire spectrum: DC to Nyquist (e.g for a 100 MHz reference clock: $0 \mathrm{~Hz}-50 \mathrm{MHz}$ ) and the jitter result is reported in peak-peak.


PCle Gen1 Magnitude of Transfer Function

For PCI Express Gen2, two transfer functions are defined with 2 evaluation ranges and the final jitter number is reported in RMS. The two evaluation ranges for PCI Express Gen 2 are $10 \mathrm{kHz}-1.5 \mathrm{MHz}$ (Low Band) and 1.5 MHz - Nyquist (High Band). The plots show the individual transfer functions as well as the overall transfer function Ht .


PCle Gen2A Magnitude of Transfer Function


## PCle Gen2B Magnitude of Transfer Function

For PCI Express Gen 3, one transfer function is defined and the evaluation is performed over the entire spectrum. The transfer function parameters are different from Gen 1 and the jitter result is reported in RMS.


## PCle Gen3 Magnitude of Transfer Function

For a more thorough overview of PCI Express jitter analysis methodology, please refer to IDT Application Note PCI Express Reference Clock Requirements.

## Marking Diagram



- "ddd" denotes the dash code.
- Line 2: truncated part number.
- "YW" is the last digit of the year and week that the part was assembled.
- "**" denotes sequential lot number.
- "\$" denotes mark code.


## Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.
www.idt.com/document/psc/20-vfqfpn-package-outline-drawing-30-x-30-x-090-mm-040mm-pitch-165-x-165-mm-epad-ndg20p2

## Ordering Information

| Part / Order Number | Shipping Packaging | Package | Temperature |
| :---: | :---: | :---: | :---: |
| 5P49V5944BdddNDGI | Trays | $3 \times 3 \mathrm{~mm} \mathrm{20-VFQFPN}$ | $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ |
| 5P49V5944BdddNDGI8 | Tape and Reel | $3 \times 3 \mathrm{~mm} \mathrm{20-VFQFPN}$ | $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ |

Note: "ddd" denotes the dash code.
"G" after the two-letter package code denotes Pb-Free configuration, RoHS compliant.

## Revision History

| Date | Description of Change |
| :---: | :--- |
| July 10, 2019 | • Updated Package Thermal Impedance Theta JA from $42^{\circ} \mathrm{C} / \mathrm{W}$ to $48.43^{\circ} \mathrm{C} / \mathrm{W}$. <br> - Updated package outline drawings section. |
| October 30, 2017 | Updated Phase Noise plot diagrams. |
| March 3, 2017 | Updated package outline drawings and legal disclaimer. |
| February 24, 2017 | 1. Added "Output Alignment" section. <br> 2. Update "Output Divides" section. |



1. ALL DIMENSIONS ARE IN MM.
2. ALL DIMENSIONIONG AND TOLERANCING CONFORFM TOASME Y14.5-2009
3. PIN 1 LOCATION IDENTFIER IS EITHER BY CHAMFER OR NOTCH


RECOMMENDED LAND PATTERN DIMENSION
NOTES:

1. ALL DIMENSIONS ARE IN MM. ANGLES IN DEGREES.
2. TOP DOWN VIEW. AS VIEWED ON PCB.
3. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

| Package Revision History |  |  |
| :--- | :---: | :--- |
| Date Created | Rev No. | Description |
| Sept 13, 2018 | Rev 01 | Change QFN to VFQFPN |
| Mar 30, 2016 | Rev 00 | Initial Release |

# IMPORTANT NOTICE AND DISCLAIMER 

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

