## 1. OUTLINE

### 1.1 Features

Ultra-low power consumption technology
VDD $=2.4$ to 5.5 V

- HALT mode
- STOP mode
- SNOOZE mode


## RL78 CPU core

## - CISC architecture with 3 -stage pipeline

- Minimum instruction execution time: Can be changed from high speed $(0.03125 \mu \mathrm{~s}$ : @ 32 MHz operation with high-speed on-chip oscillator or PLL clock)Note to ultra-low speed ( $1 \mu \mathrm{~s}$ : @ 1 MHz operation with highspeed on-chip oscillator or PLL clock)
- Multiply/divide/multiply \& accumulate instructions are supported.

Address space: 1 MB

- General-purpose registers: (8-bit register $\times 8$ ) $\times 4$ banks

On-chip RAM: 8 KB

Note For industrial applications (M; TA $=-40$ to $+125^{\circ} \mathrm{C}$ ): $0.04167 \mu \mathrm{~s}$ @ 24 MHz operation with high-speed on-chip oscillator or PLL clock

## Code flash memory

Code flash memory: 32 KB

- Block size: 1 KB
- Prohibition of block erase and rewriting (security function)

On-chip debug function
Self-programming (with boot swap function/flash shield window function)

## Data flash memory

Data flash memory: 4 KB

- Back ground operation (BGO): Instructions can be executed from the program memory while rewriting the data flash memory.

Number of rewrites: 1,000,000 times (TYP.)
Voltage of rewrites: VDD $=2.4$ to 5.5 V

High-speed on-chip oscillator
Select from $32 \mathrm{MHz}, 24 \mathrm{MHz}, 16 \mathrm{MHz}, 12 \mathrm{MHz}, 8$ $\mathrm{MHz}, 6 \mathrm{MHz}, 4 \mathrm{MHz}, 3 \mathrm{MHz}, 2 \mathrm{MHz}$, and 1 MHz

- High accuracy:
$\pm 2.0 \%$ (VDD $=2.4$ to $5.5 \mathrm{~V}, \mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}$ )
$\pm 3.0 \%\left(\mathrm{VDD}=2.4\right.$ to $5.5 \mathrm{~V}, \mathrm{TA}=-40$ to $\left.+125^{\circ} \mathrm{C}\right)$

Operating ambient temperature

- $\mathrm{TA}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}$ (G: Industrial applications)
- $\mathrm{TA}_{\mathrm{A}}=-40$ to $+125^{\circ} \mathrm{C}$ (M: Industrial applications)

Power management and reset function
On-chip power-on-reset (POR) circuit
On-chip voltage detector (LVD) (Select interrupt and reset from 7 levels)

Data transfer controller (DTC)
Transfer modes: Normal transfer mode, repeat transfer mode, block transfer mode

Activation sources: Activated by interrupt sources.

- Chain transfer function

Event link controller (ELC)

- Event signals of 16 types can be linked to the specified peripheral function.


## Serial interfaces

CSI: 2 channels
UART: 2 channels (UART with LIN-bus supported: 1 channel)

- ${ }^{2}{ }^{2} \mathrm{C} /$ simplified $\mathrm{I}^{2} \mathrm{C}: 2$ channels

Timer
16-bit timer: 8 channels (Timer Array Unit (TAU): 6 channels, timer RJ: 1 channel, timer RG: 1 channel)

- Interval timer: 1 channel

Real-time clock: 1 channel (calendar for 99 years, alarm function, and clock correction function)
Watchdog timer: 1 channel (operable with the dedicated low-speed on-chip oscillator)

Analog front-end (AFE) power supply
Sensor power supply (SBIAS) output: 0.5 V to 2.2 V

24-bit $\Delta \Sigma$ A/D converter with programmable gain instrumentation amplifier

24-bit second-order $\Delta \Sigma A / D$ converter (AVDD $=2.7$ to 5.5 V )

SNDR: 85 dB (TYP.)

- Output data rate:

488 sps to 15.625 ksps in normal mode
61 sps to 1.953 ksps in low power mode
Programmable gain instrumentation amplifier input: 3 or 4 channels
(differential input mode or single-ended input mode can be specified for each input channel)

- DAC for offset adjustment

Variable gain: x1 to x64
On-chip temperature sensor

## 10-bit A/D converter

8-bit/10-bit successive approximation A/D converter (AVDD $=2.7$ to 5.5 V )
Analog input: 8 or 10 channels, sensor power supply (SBIAS), and internal reference voltage
O Internal reference voltage ( 1.45 V )

## Configurable amplifier

- Matrix configuration that consists of 3 operational amplifier channels and a configurable switch (AVDD $=$ 2.7 to 5.5 V )

Can be used as a 2- or 3-channel general operational amplifier

Operational amplifier output: 3 channels
General-purpose Analog I/O ports: 5 or 6 channels

- Offset voltage calibration


## D/A converter

12-bit R-2R resistor ladder type D/A converter (AVDD = 2.7 to 5.5 V )

Analog output: 1 channel (via configurable amplifier)

I/O port
CMOS I/O: 10 to 14 (N-ch open drain I/O [withstanding voltage of VDD]: 6, CMOS I/O: 7 to 11, CMOS input: 3)

- Can be set to TTL input buffer and on-chip pull-up resistor
Different potential interface: Can connect to a $2.5 / 3 \mathrm{~V}$ device
On-chip clock output/buzzer output controller

Others
On-chip BCD (binary-coded decimal) correction circuitROM, RAM capacities

| Flash ROM | Data flash | RAM | RL78/I1E |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | 32 pins | 36 pins |
| 32 KB | 4 KB | 8 KB | R5F11CBC | R5F11CCC |

### 1.2 Ordering Information

Figure 1-1 Part Number, Memory Size, and Package of RL78/I1E
Part No. R 5F11CBCGxxxNA\#40


| Pin <br> count | Package | Fields of <br> Application <br> Note |  |
| :--- | :--- | :--- | :--- |
|  | 32 -pin plastic HVQFN <br> $(5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch $)$ | G | R5F11CBCGNA\#20 <br> R5F11CBCGNA\#40 |
|  |  | M | R5F11CBCMNA\#U0 <br> R5F11CBCMNA\#W0 |
| 36 pins | 36 -pin plastic TFBGA <br> $(4 \times 4 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch $)$ | G | R5F11CCCGBG\#U0 <br> R5F11CCCGBG\#W0 |
|  |  | M | R5F11CCCMBG\#U0 <br> R5F11CCCMBG\#W0 |

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/I1E.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

### 1.3 Pin Configuration (Top View)

### 1.3.1 32-pin products

-32-pin plastic HVQFN ( $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch)


Caution 1. Connect the REGC pin to the Vss pin via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).
Caution 2. Connect the REGA pin to the AVss pin via a capacitor ( $0.22 \mu \mathrm{~F}$ ).
Caution 3. Make the AVss pin the same potential as the Vss pin.
Caution 4. Make the AVdd pin the same potential as the Vdd pin.
Caution 5. Connect the SBIAS pin to the AVss pin via a capacitor ( $0.22 \mu \mathrm{~F}$ ).

Remark 1. It is recommended to connect an exposed die pad to Vss.

### 1.3.2 36-pin products

- 36-pin plastic TFBGA ( $4 \times 4 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch)

Top View


Bottom View


|  | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | PGA2P | PGA1N | PGA1P | PGAOP | PGA3P | AVss |
|  | PGA2N | P40/TOOL0 | PGAON | PGA3N | REGA | SBIAS |
|  | RESET | P137/SSI00/ | P11/SI01/RXD1/ | P12/SCK01/ | ANIO | AVDD |
|  |  | INTPO | SDA01/TI03/ | SCL01/TI11/ |  |  |
| 4 |  |  | TO03/INTP2/ | TO11/INTP3/ |  |  |
|  |  |  | TRGCLKA/ | PCLBUZO/ |  |  |
|  |  |  | TRJIOO | TRGIOB/TRJO0 |  |  |
|  | P122/EXCLK/X2 | P15/SCK00/ | P10/SO01/TXD1/ | ANI3/AMPOP/ | ANI2/AMPON/ | ANI1/AMP0O |
| 3 |  | SCL00/TI10/ | TI01/TO01/ | ANX1 | ANXO |  |
|  |  | TO10/INTP6/ | INTP1/TRGIOA |  |  |  |
|  |  | TRGCLKB |  |  |  |  |
|  | P121/X1 | REGC | P14/SI00/RXD0/ | P41/ANI6/ | P42/ANI5/ | ANI4/AMP1O |
| 2 |  |  | SDA00/TIO2/ | AMP1P/ANX3 | AMP1N/ANX2 |  |
|  |  |  | TO02/INTP5/ |  |  |  |
|  |  |  | TOOLRXD |  |  |  |
| 1 | VDD | Vss | P13/SO00/TXD0/ | P16/INTP7/ANI9/ | P17/ANI8/ | ANI7/AMP2O |
|  |  |  | TI00/TO00/INTP4/ | AMP2P/ANX5 | AMP2N/ANX4 |  |
|  |  |  | TOOLTXD/ |  |  |  |
|  |  |  | RTC1HZ |  |  |  |
|  | A | B | C | D | E | F |

Caution 1. Connect the REGC pin to the Vss pin via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).
Caution 2. Connect the REGA pin to the AVss pin via a capacitor ( $0.22 \mu \mathrm{~F}$ ).
Caution 3. Make the AVss pin the same potential as the Vss pin.
Caution 4. Make the AVdd pin the same potential as the Vdd pin.
Caution 5. Connect the SBIAS pin to the AVss pin via a capacitor ( $0.22 \mu \mathrm{~F}$ ).

### 1.4 Pin Identification

| ANIO to ANI9: | Analog input | RESET: | Reset |
| :---: | :---: | :---: | :---: |
| AMPOP to AMP2P: | Operational amplifier | REGA: | Regulator capacitance for analog |
|  | positive input | REGC: | Regulator capacitance |
| AMPON to AMP2N: | Operational amplifier | RTC1HZ: | Real-time clock correction |
|  | negative input | RxD0, RxD1: | Receive data |
| AMP00 to AMP2O: | Operational amplifier output | SBIAS: | Bias output for MEMS sensor |
| ANX0 to ANX5: | General-purpose analog | SCK00, SCK01: | Serial clock input/output |
|  | ports for operational amplifier | SCL00, SCL01: | Serial clock output |
| AVDD: | Power supply for analog | SIOO, SIO1: | Serial data input |
| AVss: | Ground for analog | SO00, SO01: | Serial data output |
| EXCLK: | External clock input | TI00 to TI03, TI10, TI11: | Timer input |
|  | (main system clock) | TO00 to TO03, TO10, TO11, | Timer output |
| INTP0 to INTP7: | External interrupt input | TRJOO: |  |
| P10 to P17: | Port 1 | TOOLO: | Data input/output for tools |
| P40 to P42: | Port 4 | TOOLRxD, TOOLTxD: | Data input/output for external devices |
| P121, P122: | Port 12 | TRGCLKA, TRGCLKB: | Timer external clock input |
| P137: | Port 13 | TRGIOA, TRGIOB, TRJIOO: | Timer input/output |
| PCLBUZO: | Programmable clock output/ | TxD0, TxD1: | Transmit data |
|  | buzzer output | VDD: | Power supply |
| PGA0N to PGA3N: | PGA negative analog input | Vss: | Ground |
| PGA0P to PGA3P: | PGA positive analog input | X1, X2: | Crystal oscillator (main system clock) |

### 1.5 Block Diagram

### 1.5.1 32-pin products



### 1.5.2 36-pin products



### 1.6 Outline of Functions

[32-pin, 36-pin products]

| Item |  | 32-pin | 36-pin |
| :---: | :---: | :---: | :---: |
|  |  | R5F11CBC | R5F11CCC |
| Code flash memory |  | 32 KB |  |
| Data flash memory |  | 4 KB |  |
| RAM |  | 8 KB |  |
| Address space |  | 1 MB |  |
| Main system clock | High-speed system clock | X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) <br> 1 to $20 \mathrm{MHz}: \mathrm{VDD}=2.7$ to $5.5 \mathrm{~V}, 1$ to $16 \mathrm{MHz}: \mathrm{VDD}=2.4$ to 2.7 V |  |
|  | High-speed on-chip oscillator clock (fiн) | $\begin{aligned} & 1 \text { to } 32 \mathrm{MHz}(\mathrm{VDD}=2.7 \text { to } 5.5 \mathrm{~V})^{\text {Note } 1} \\ & 1 \text { to } 16 \mathrm{MHz}(\mathrm{VDD}=2.4 \text { to } 5.5 \mathrm{~V}) \end{aligned}$ |  |
|  | PLL clock (fPLL divided by 2,4 , or 8 ) | $\begin{aligned} & 3 \text { to } 32 \mathrm{MHz}(\mathrm{VDD}=2.7 \text { to } 5.5 \mathrm{~V})^{\text {Note } 2} \\ & 3 \text { to } 16 \mathrm{MHz}(\mathrm{VDD}=2.4 \text { to } 5.5 \mathrm{~V}) \end{aligned}$ |  |
| General-purpose register |  | 8 bits $\times 32$ registers ( 8 bits $\times 8$ registers $\times 4$ banks) |  |
| Minimum instruction execution time |  | $0.03125 \mu \mathrm{~s}$ (high-speed on-chip oscillator clock: $\mathrm{fIH}=32 \mathrm{MHz}$ operation) ${ }^{\text {Note }} 3$ |  |
|  |  | $0.03125 \mu \mathrm{~s}$ (PLL clock: fpLl $=64 \mathrm{MHz}, \mathrm{fIH}=32 \mathrm{MHz}$ operation) ${ }^{\text {Note }} 4$ |  |
|  |  | $0.05 \mu \mathrm{~s}$ (high-speed system clock: $\mathrm{fmx}=20 \mathrm{MHz}$ operation) |  |
| Instruction set |  | - Data transfer (8/16 bits) <br> - Adder and subtractor/logical operation ( $8 / 16$ bits) <br> - Multiplication ( 8 bits $\times 8$ bits, 16 bits $\times 16$ bits), division ( 16 bits $\div 16$ bits, 32 bits $\div 32$ bits) <br> - Multiplication and Accumulation (16 bits $\times 16$ bits +32 bits) <br> - Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. |  |
| I/O port | Total | 10 | 14 |
|  | CMOS I/O | 7 | 11 |
|  | CMOS input | 3 | 3 |
| Timer | 16-bit timer | 8 channels (TAU: 6 channels, Timer RJ: 1 channel, Timer RG: 1 channel) |  |
|  | Watchdog timer | 1 channel |  |
|  | Real-time clock (RTC) | 1 channel |  |
|  | Interval timer | 1 channel |  |
|  | Timer output | Timer outputs: 10 channels PWM outputs: 9 channels |  |
|  | RTC output | 1 |  |
| Clock output/buzzer output |  | 1 |  |
|  |  | $2.44 \mathrm{kHz}, 4.88 \mathrm{kHz}, 9.76 \mathrm{kHz}, 1.25 \mathrm{MHz}, 2.5 \mathrm{MHz}, 5 \mathrm{MHz}, 10 \mathrm{MHz}$ <br> (Main system clock: fmain $=20 \mathrm{MHz}$ operation) |  |
| 8/10-bit A/D converter |  | 8 channels | 10 channels |
| Serial interface |  | CSI: 2 channels/UART: 2 channels (UART supporting LIN-bus: 1 channel)/simplified ${ }^{2} \mathrm{C}$ : 2 channels |  |

Note 1. 1 to $24 \mathrm{MHz}\left(\mathrm{VDD}=2.7\right.$ to 5.5 V ) for M products (industrial applications, $\mathrm{T}_{\mathrm{A}}=-40$ to $+125^{\circ} \mathrm{C}$ )
Note 2. 3 to $24 \mathrm{MHz}\left(\mathrm{VDD}=2.7\right.$ to 5.5 V ) for M products (industrial applications, $\mathrm{TA}_{\mathrm{A}}=-40$ to $+125^{\circ} \mathrm{C}$ )
Note 3. $0.04167 \mu \mathrm{~s}$ (high-speed on-chip oscillator clock: fiH $=24 \mathrm{MHz}$ operation) for M products (industrial applications, $\mathrm{TA}_{\mathrm{A}}=-40$ to $+125^{\circ} \mathrm{C}$ )
Note 4. $0.04167 \mu \mathrm{~s}$ (PLL clock: fpLL $=64 \mathrm{MHz}, \mathrm{fIH}=24 \mathrm{MHz}$ operation) for M products (industrial applications, $\mathrm{TA}_{\mathrm{A}}=-40$ to $+125^{\circ} \mathrm{C}$

| Item |  | 32-pin | 36-pin |
| :---: | :---: | :---: | :---: |
|  |  | R5F11CBC | R5F11CCC |
| Data transfer controller (DTC) |  | 22 sources |  |
| Event link controller (ELC) |  | Event input: 16 <br> Event trigger output: 7 |  |
| Vectored interrupt sources | Internal | 23 | 23 |
|  | External | 7 | 8 |
| $\Delta \Sigma \mathrm{A} / \mathrm{D}$ converter | 24-bit | 3 channels | 4 channels |
|  | AFE temperature sensor | 1 channel |  |
| Operational amplifier | 3-pin | 3 channels Note 1 | 3 channels |
|  | General-purpose port | 5 channels | 6 channels |
| D/A converter | 12-bit | 1 channel |  |
| Reset |  | - Reset by $\overline{\text { RESET }}$ pin <br> - Internal reset by watchdog timer <br> - Internal reset by power-on-reset <br> - Internal reset by voltage detector <br> - Internal reset by illegal instruction execution Note 2 <br> - Internal reset by RAM parity error <br> - Internal reset by illegal-memory access |  |
| Power-on-reset circuit |  | $\begin{array}{ll}\text { - Power-on-reset: } & 1.56 \pm 0.03 \mathrm{~V} \\ \text { - Power-down-reset: } & 1.55 \pm 0.03 \mathrm{~V}\end{array}$ |  |
| Voltage detector |  | - At rise: 2.55 V to 4.64 V ( 7 steps) <br> - At fall: 2.61 V to 4.74 V (7 steps) |  |
| On-chip debug function |  | Provided |  |
| Power supply voltage |  | VDD $=2.4$ to 5.5 V |  |
| Operating ambient temperature |  | $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}$ (G: Industrial applications), $\mathrm{T}_{\mathrm{A}}=-40$ to $+125^{\circ} \mathrm{C}$ (M: Industrial applications) |  |

Note 1. When each of the 3 channels is in use as an independent amplifier, at least one channel must be in a voltage follower configuration
Note 2. The illegal instruction is generated when instruction code FFH is executed.
Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.

## 2. ELECTRICAL SPECIFICATIONS (G: TA $=-40$ to $+105^{\circ} \mathrm{C}$ )

This chapter describes the electrical specifications for the products " $G$ : Industrial applications ( $T_{A}=-40$ to $+105^{\circ} \mathrm{C}$ )".
Caution 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
Caution 2. The pins mounted depend on the product.
Caution 3. Please contact Renesas Electronics sales office for derating of operation under $\mathrm{T}_{\mathrm{A}}=+85$ to $+105^{\circ} \mathrm{C}$. Derating is the systematic reduction of load for the sake of improved reliability.

Remark The electrical characteristics of the products G: Industrial applications ( $\mathrm{TA}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}$ ) are different from those of the products "M: Industrial applications". For details, refer to $\mathbf{2 . 1}$ to 2.10.

### 2.1 Absolute Maximum Ratings

## Absolute Maximum Ratings

(1/2)

| Parameter | Symbol | Conditions |  | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | Vdd |  |  | -0.5 to +6.5 | V |
|  | AVDD | $\mathrm{AVDD}=\mathrm{VDD}$ |  | -0.5 to +6.5 | V |
|  | AVss | AVss = Vss |  | -0.5 to +0.3 | V |
| REGC pin input voltage | Viregc | REGC |  | $\begin{gathered} -0.3 \text { to }+2.8 \\ \text { and }-0.3 \text { to VDD }+0.3 \text { Note } 1 \end{gathered}$ | V |
| REGA pin input voltage | Virega | REGA |  | $\begin{gathered} -0.3 \text { to }+2.8 \\ \text { and }-0.3 \text { to AVDD }+0.3 \text { Note } 2 \end{gathered}$ | V |
| Input voltage | V11 | $\frac{\mathrm{P} 10 \text { to } \mathrm{P} 15, \mathrm{P} 40, \mathrm{P} 121, \mathrm{P} 122, \mathrm{P} 137, \text { EXCLK, }}{\mathrm{RESET}}$ |  | -0.3 to VDD +0.3 Note 3 | V |
| Alternate-function pin input voltage | VI2 | P16, P17, P41, P42 <br> (36-pin products only) | Digital input voltage | -0.3 to VDD + 0.3 Note 3 | V |
|  |  |  | Analog input voltage | -0.3 to AVDD + 0.3 Note 3 | V |
| Analog input voltage | VIA | PGAOP to PGA3P, PGA0N to PGA3N, ANIO to ANI9, ANX0 to ANX5 |  | -0.3 to AVDD +0.3 Note 3 | V |
| Output voltage | Vo1 | P10 to P15, P40 |  | -0.3 to VDD + 0.3 Note 3 | V |
| Alternate-function pin output voltage | Vo2 | P16, P17, P41, P42 <br> (36-pin products only) | Digital output voltage | -0.3 to VDD + 0.3 Note 3 | V |
|  |  |  | Analog output voltage | -0.3 to AVDD + 0.3 Note 3 | V |
| Analog output voltage | VoA | SBIAS, AMP00 to AMP2O, ANX0 to ANX5 |  | -0.3 to AVDD + 0.3 Note 3 | V |

Note 1. Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
Note 2. Connect the REGA pin to AVss via a capacitor ( $0.22 \mu \mathrm{~F})$. This value regulates the absolute maximum rating of the REGA pin. Do not use this pin with voltage applied to it.
Note 3. Must be 6.5 V or lower.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
Remark 2. Vss is used as the reference voltage.

## Absolute Maximum Ratings

| Parameter | Symbol | Conditions |  | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output current, high | $\mathrm{IOH1}$ | Per pin | P10 to P17, P40 to P42 | -40 | mA |
|  |  | Total of all pins | P10 to P17, P41, P42 Note | -100 | mA |
| Analog output current, high | IOHA | Per pin | AMP00 to AMP2O | -12 | mA |
|  |  |  | ANX0 to ANX5 | -0.12 | mA |
|  |  | Total of all pins | AMP00 to AMP2O, ANX0 to ANX5 | -18 | mA |
| Output current, low | IoL1 | Per pin | P10 to P17, P40 to P42 | 40 | mA |
|  |  | Total of all pins | P10 to P17, P41, P42 Note | 100 | mA |
| Analog output current, low | Iola | Per pin | AMP00 to AMP2O | 12 | mA |
|  |  |  | ANX0 to ANX5 | 0.12 | mA |
|  |  | Total of all pins | AMP00 to AMP2O, ANX0 to ANX5 | 18 | mA |
| Operating ambient temperature | TA | In normal operation mode |  | -40 to +105 | ${ }^{\circ} \mathrm{C}$ |
|  |  | In flash memory programming mode |  |  |  |
| Storage temperature | Tstg |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Note $\quad$ This indicates the total current value when P16, P17, P41, and P42 are used as digital input pins.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
Remark 2. Vss is used as the reference voltage.

### 2.2 Oscillator Characteristics

### 2.2.1 X1 characteristics

( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Resonator | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X1 clock oscillation frequency (fx) Note | Ceramic resonator/ crystal resonator | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 1.0 |  | 20.0 | MHz |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ | 1.0 |  | 16.0 |  |

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

### 2.2.2 On-chip oscillator characteristics

$\left(\mathrm{TA}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-speed on-chip oscillator clock frequency <br> Notes 1, 2 | fIH | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | 1 |  | 32 | MHz |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ |  | 1 |  | 16 | MHz |
| High-speed on-chip oscillator clock frequency accuracy |  | -40 to $+105^{\circ} \mathrm{C}$ | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | -2.0 |  | +2.0 | \% |
| Low-speed on-chip oscillator clock frequency | fil |  |  |  | 15 |  | kHz |
| Low-speed on-chip oscillator clock frequency accuracy |  |  |  | -15 |  | +15 | \% |

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 3 of the option byte ( 000 C 2 H ) and bits 0 to 2 of the HOCODIV register.
Note 2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.

### 2.2.3 PLL characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PLL output frequencyNotes 1, 2, 3 | fPLL | $\mathrm{fmx}=8 \mathrm{MHz}$ | DSFRDIV $=0$ | DSCM $=0$ |  | 48 |  | MHz |
|  |  |  |  | DSCM = 1 |  | 64 |  | MHz |
|  |  |  | DSFRDIV = 1 | DSCM $=0$ |  | 24 |  | MHz |
|  |  |  |  | DSCM = 1 |  | 32 |  | MHz |
|  |  | $\mathrm{fmx}=4 \mathrm{MHz}$ | DSFRDIV = 0 | DSCM $=0$ |  | 24 |  | MHz |
|  |  |  |  | DSCM = 1 |  | 32 |  | MHz |
| Lockup wait time |  | Time from when PLL output is enabled to when the phase is locked |  |  | 40 |  |  | $\mu \mathrm{s}$ |
| Interval wait time |  | Time from when the PLL stops operating to when the setting to start PLL operation is specified |  |  | 4 |  |  | $\mu \mathrm{s}$ |
| Setup wait time |  | Time required from when the PLL input clock stabilizes and the PLL setting is determined to when the PLL is activated |  |  | 1 |  |  | $\mu \mathrm{s}$ |

Note 1. When using a PLL, input a clock of 4 MHz or 8 MHz to the PLL.
Note 2. Be sure to specify one of these settings when using a PLL.
Note 3. When using the PLL output as the CPU clock, fis is divided by 2, 4, or 8 according to the setting of the RDIV1 and RDIV0 bits.

### 2.3 DC Characteristics

### 2.3.1 Pin characteristics

( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )

| Item | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output current, high Note 1 | Іон1 | Per pin for P10 to P17 and P40 to P42 Note 2 | $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \hline-10.0 \\ \text { Note } 3 \end{gathered}$ | mA |
|  |  |  | $85^{\circ} \mathrm{C}<\mathrm{TA} \leq 105^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \hline-3.0 \\ \text { Note } 3 \end{gathered}$ | mA |
|  |  | Total of P10 to P17, P41, and P42 <br> Note 2 <br> (When duty $\leq 70 \%$ Note 4 ) | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} \\ & -40^{\circ} \mathrm{C}<\mathrm{TA}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \end{aligned}$ |  |  | -80.0 | mA |
|  |  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} \\ & 85^{\circ} \mathrm{C}<\mathrm{TA}_{\mathrm{A}} \leq 105^{\circ} \mathrm{C} \end{aligned}$ |  |  | -30.0 | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD}<4.0 \mathrm{~V}$ |  |  | -19.0 | mA |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ |  |  | -10.0 | mA |
| Output current, low Note 1 | IoL1 | Per pin for P10 to P17 and P40 to P42 Note 2 | $-40^{\circ} \mathrm{C}<\mathrm{TA} \leq+85^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} 20.0 \\ \text { Note } 3 \end{gathered}$ | mA |
|  |  |  | $85^{\circ} \mathrm{C}<\mathrm{TA} \leq 105^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} 8.5 \\ \text { Note } 3 \end{gathered}$ | mA |
|  |  | Total of P10 to P17, P41, and P42 <br> Note 2 <br> (When duty $\leq 70 \%$ Note 4 ) | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} \\ & -40^{\circ} \mathrm{C}<\mathrm{TA}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \end{aligned}$ |  |  | 80.0 | mA |
|  |  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} \\ & 85^{\circ} \mathrm{C}<\mathrm{TA}_{\mathrm{A}} \leq 105^{\circ} \mathrm{C} \end{aligned}$ |  |  | 40.0 | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD}<4.0 \mathrm{~V}$ |  |  | 35.0 | mA |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ |  |  | 20.0 | mA |

Note 1. Value of current at which the device operation is guaranteed even if the current flows from the VDD pin to an output pin.
Note 2. This indicates the total current value when P16, P17, P41, and P42 are used as digital I/O ports. When using these pins as analog function (AFE) pins, refer to 2.1 Absolute Maximum Ratings.
Note 3. Do not exceed the total current value.
Note 4. Specification under conditions where the duty factor $\leq 70 \%$.
The output current value that has changed to the duty factor $>70 \%$ the duty ratio can be calculated with the following expression (when changing the duty factor from $70 \%$ to $\mathrm{n} \%$ ).

- Total output current of pins $=(\mathrm{IOH} \times 0.7) /(\mathrm{n} \times 0.01)$

Example: $\quad n=80 \%$ when $\mathrm{IOH}=-10.0 \mathrm{~mA}$
Total output current of pins $=(-10.0 \times 0.7) /(80 \times 0.01) \approx-8.7 \mathrm{~mA}$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.
A current higher than the absolute maximum rating must not flow into one pin.

Caution P10 to P15 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
( $\mathrm{TA}_{\mathrm{A}}=-\mathbf{4 0}$ to $\left.+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}\right)$

| Item | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage, high | $\mathrm{VIH}_{1}$ | P10 to P17 and P40 to P42 | Normal input buffer | 0.8 VdD |  | VDD | V |
|  | VIH2 | $\begin{aligned} & \text { P11, P12, P14, } \\ & \text { P15 } \end{aligned}$ | TTL input buffer, $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 2.2 |  | VDD | V |
|  |  |  | TTL input buffer, $3.3 \mathrm{~V} \leq \mathrm{VDD}<4.0 \mathrm{~V}$ | 2.0 |  | VDD | V |
|  |  |  | TTL input buffer, $2.4 \mathrm{~V} \leq \mathrm{VDD}<3.3 \mathrm{~V}$ | 1.5 |  | VDD | V |
|  | Vінз | P121, P122, P137, EXCLK, RESET |  | 0.8 VDD |  | VDD | V |
| Input voltage, low | VIL1 | P10 to P17 and P40 to P42 | Normal input buffer | 0 |  | 0.2 VDD | V |
|  | VIL2 | $\begin{aligned} & \text { P11, P12, P14, } \\ & \text { P15 } \end{aligned}$ | TTL input buffer, $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 0 |  | 0.8 | V |
|  |  |  | TTL input buffer, $3.3 \mathrm{~V} \leq \mathrm{VDD}<4.0 \mathrm{~V}$ | 0 |  | 0.5 | V |
|  |  |  | TTL input buffer, $2.4 \mathrm{~V} \leq \mathrm{VDD}<3.3 \mathrm{~V}$ | 0 |  | 0.32 | V |
|  | VIL3 | P121, P122, P137, EXCLK, $\overline{\text { RESET }}$ |  | 0 |  | 0.2 VDD | V |
| Output voltage, high | Vor1 | P10 to P17 and P40 to P42 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=-40 \text { to }+85^{\circ} \mathrm{C}, \mathrm{IOH1}=-10.0 \mathrm{~mA} \end{aligned}$ | VDD - 1.5 |  |  | V |
|  |  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & 85^{\circ} \mathrm{C}<\mathrm{TA}^{2} \leq 105^{\circ} \mathrm{C}, \mathrm{IOH} 1=-3.0 \mathrm{~mA} \end{aligned}$ | VDD - 0.7 |  |  | v |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\mathrm{IOH} 1=-2.0 \mathrm{~mA}$ | VDD - 0.6 |  |  | V |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\mathrm{IOH} 1=-1.5 \mathrm{~mA}$ | VDD - 0.5 |  |  | V |
| Output voltage, low | VoL1 | P10 to P17 and P40 to P42 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=-40 \text { to }+85^{\circ} \mathrm{C} \text {, loL1 }=20.0 \mathrm{~mA} \end{aligned}$ |  |  | 1.3 | V |
|  |  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & 85^{\circ} \mathrm{C}<\mathrm{TA}^{2} \leq 105^{\circ} \mathrm{C}, \text { IOL1 }=8.5 \mathrm{~mA} \end{aligned}$ |  |  | 0.7 | v |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, IOL1 $=3.0 \mathrm{~mA}$ |  |  | 0.6 | V |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, loL1 $=1.5 \mathrm{~mA}$ |  |  | 0.4 | V |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, IOL1 $=0.6 \mathrm{~mA}$ |  |  | 0.4 | V |

Caution The maximum VIH value on P 10 to P 15 is VDD, even in the N -ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
$\left(\mathrm{TA}_{\mathrm{A}}=-\mathbf{4 0}\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}\right)$
(3/3)

| Item | Symbol | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input leakage current, high | ILIH1 | P10 to P17, and P40 to P42 | $V_{1}=V_{D D}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
|  | ILIH2 | P137, $\overline{\text { RESET }}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{VDD}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
|  | ІІІнз | P121, P122 (X1, X2, EXCLK) | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{D}}$ | In input port mode or when using external clock input |  |  | 1 | $\mu \mathrm{A}$ |
|  |  |  |  | When a resonator is connected |  |  | 10 | $\mu \mathrm{A}$ |
| Input leakage current, low | ILIL1 | P10 to P17, and P40 to P42 | V I $=\mathrm{Vss}$ |  |  |  | -1 | $\mu \mathrm{A}$ |
|  | ILLL2 | P137, RESET | $\mathrm{V}_{1}=\mathrm{Vss}$ |  |  |  | -1 | $\mu \mathrm{A}$ |
|  | ILLI3 | P121, P122 (X1, X2, EXCLK) | $\mathrm{V}_{1}=\mathrm{V}_{\text {ss }}$ | In input port mode or when using external clock input |  |  | -1 | $\mu \mathrm{A}$ |
|  |  |  |  | When a resonator is connected |  |  | -10 | $\mu \mathrm{A}$ |
| On-chip pull-up resistance | Ru | P10 to P15, P40 | $\mathrm{V}_{1}=\mathrm{Vss}$, | input port mode | 10 | 20 | 100 | $\mathrm{k} \Omega$ |

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

### 2.3.2 Supply current characteristics

( $\mathrm{TA}=-\mathbf{4 0}$ to $+105^{\circ} \mathrm{C}, \mathbf{2 . 4} \mathrm{V} \leq \mathrm{AVDD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )
(1/2)

| Parameter | Symbol | Conditions |  |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current Note 1 | IDD1 | Operating modeNote 2 | fHoco $=32 \mathrm{MHz}$, fmain $=32 \mathrm{MHz}$ Note 3 | Basic operation | VdD $=5.0 \mathrm{~V}$ |  | 2.1 |  | mA |
|  |  |  |  |  | $\mathrm{V} D \mathrm{D}=3.0 \mathrm{~V}$ |  | 2.1 |  |  |
|  |  |  | $\mathrm{fH}_{\text {Hoco }}=32 \mathrm{MHz}, \mathrm{fmain}=32 \mathrm{MHz}$ Note 3 | Normal operation | VDD $=5.0 \mathrm{~V}$ |  | 4.8 | 8.7 | mA |
|  |  |  |  |  | $\mathrm{V} D=3.0 \mathrm{~V}$ |  | 4.8 | 8.7 |  |
|  |  |  | froco $=24 \mathrm{MHz}, \mathrm{fmain}=24 \mathrm{MHz}$ Note 3 | Normal operation | VdD $=5.0 \mathrm{~V}$ |  | 3.8 | 6.7 |  |
|  |  |  |  |  | Vdo $=3.0 \mathrm{~V}$ |  | 3.8 | 6.7 |  |
|  |  |  | f Hoco $=16 \mathrm{MHz}$, fmain $=16 \mathrm{MHz}$ Note 3 | Normal operation | VdD $=5.0 \mathrm{~V}$ |  | 2.8 | 4.9 |  |
|  |  |  |  |  | VDD $=3.0 \mathrm{~V}$ |  | 2.8 | 4.9 |  |
|  |  |  | $\begin{aligned} & \mathrm{fmx}=20 \mathrm{MHz}, \mathrm{f} \operatorname{mAIN}=20 \mathrm{MHz} \text { Note } 4, \\ & \text { VDD }=5.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 3.3 | 5.7 | mA |
|  |  |  |  |  | Resonator connection |  | 3.5 | 5.8 |  |
|  |  |  | $\begin{aligned} & \mathrm{fmX}=20 \mathrm{MHz}, f \mathrm{fMAIN}=20 \mathrm{MHz} \text { Note } 4, \\ & \text { VDD }=3.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 3.3 | 5.7 |  |
|  |  |  |  |  | Resonator connection |  | 3.5 | 5.8 |  |
|  |  |  | $\mathrm{fmx}^{\text {a }}=10 \mathrm{MHz}, \mathrm{fmain}=10 \mathrm{MHz}$ Note 4, | Normal operation | Square wave input |  | 2.0 | 3.4 |  |
|  |  |  | $V_{D D}=5.0 \mathrm{~V}$ |  | Resonator connection |  | 2.1 | 3.5 |  |
|  |  |  | $\mathrm{fmx}^{\prime}=10 \mathrm{MHz}, \mathrm{fmaln}=10 \mathrm{MHz}$ Note 4, | Normal operation | Square wave input |  | 2.0 | 3.4 |  |
|  |  |  | $\mathrm{V} D \mathrm{D}=3.0 \mathrm{~V}$ |  | Resonator connection |  | 2.1 | 3.5 |  |
|  |  |  | $\begin{aligned} & \mathrm{fmX}=8 \mathrm{MHz}, \mathrm{fmAIN}=32 \mathrm{MHz} \text { Note } 5, \\ & \mathrm{VDD}=5.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 5.2 | 9.2 | mA |
|  |  |  |  |  | Resonator connection |  | 5.3 | 9.3 |  |
|  |  |  | $\mathrm{fmx}=8 \mathrm{MHz}, \mathrm{fmain}=32 \mathrm{MHz}$ Note 5, | Normal operation | Square wave input |  | 5.2 | 9.2 |  |
|  |  |  | $V_{D D}=3.0 \mathrm{~V}$ |  | Resonator connection |  | 5.3 | 9.3 |  |
|  |  |  | $\mathrm{fmx}^{\prime}=8 \mathrm{MHz}, \mathrm{fmAIN}=24 \mathrm{MHz}$ Note 5, | Normal operation | Square wave input |  | 5.1 | 9.1 |  |
|  |  |  | Vdo $=5.0 \mathrm{~V}$ |  | Resonator connection |  | 5.2 | 9.2 |  |
|  |  |  | $\begin{aligned} & \mathrm{fmx}=8 \mathrm{MHz}, \mathrm{fmAIN}=24 \mathrm{MHz} \text { Note } 5, \\ & \mathrm{VDD}=3.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 5.1 | 9.1 |  |
|  |  |  |  |  | Resonator connection |  | 5.2 | 9.2 |  |

Note 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the RTC, interval timer, watchdog timer, LVD circuit, AFE, I/O ports, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
Note 2. The relationship between the operation voltage range and the CPU operating frequency is as below.
$2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 32 MHz
$2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 16 MHz
Note 3. When the high-speed system clock is stopped
Note 4. When the high-speed on-chip oscillator and the PLL are stopped
Note 5. When the high-speed on-chip oscillator is stopped and the PLL is operating

Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
Remark 2. fносо: High-speed on-chip oscillator clock frequency
Remark 3. fmain: Main system clock frequency
Remark 4. The temperature condition for the TYP. value is $T_{A}=25^{\circ} \mathrm{C}$
$\left(\mathrm{TA}_{\mathrm{A}}=-\mathbf{4 0}\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}$ )
(2/2)

| Parameter | Symbol | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current | IDD2 <br> Note 2 | HALT mode <br> Note 3 | f Hoco $=32 \mathrm{MHz}, \mathrm{fmaln}=32 \mathrm{MHz}$ Note 4 | $V \mathrm{dd}=5.0 \mathrm{~V}$ |  | 0.54 | 3.67 | mA |
| Note 1 |  |  |  | Vdd $=3.0 \mathrm{~V}$ |  | 0.54 | 3.67 |  |
|  |  |  | $\mathrm{fHOCO}=24 \mathrm{MHz}, \mathrm{fmain}=24 \mathrm{MHz}$ Note 4 | Vdd $=5.0 \mathrm{~V}$ |  | 0.44 | 2.85 |  |
|  |  |  |  | Vdd $=3.0 \mathrm{~V}$ |  | 0.44 | 2.85 |  |
|  |  |  | f Hoco $=16 \mathrm{MHz}, \mathrm{fmain}=16 \mathrm{MHz}$ Note 4 | VDD $=5.0 \mathrm{~V}$ |  | 0.40 | 2.08 |  |
|  |  |  |  | VDd $=3.0 \mathrm{~V}$ |  | 0.40 | 2.08 |  |
|  |  |  | $\mathrm{fmx}=20 \mathrm{MHz}, \mathrm{fmain}^{\text {a }} 20 \mathrm{MHz}$ Note 5, Vdd $=5.0 \mathrm{~V}$ | Square wave input |  | 0.28 | 2.45 | mA |
|  |  |  |  | Resonator connection |  | 0.49 | 2.57 |  |
|  |  |  | $\mathrm{fmx}^{\prime}=20 \mathrm{MHz}, \mathrm{fmain}=20 \mathrm{MHz}$ Note $5, \mathrm{Vdd}=3.0 \mathrm{~V}$ | Square wave input |  | 0.28 | 2.45 |  |
|  |  |  |  | Resonator connection |  | 0.49 | 2.57 |  |
|  |  |  | $\mathrm{fmx}=10 \mathrm{MHz}, \mathrm{fmain}=10 \mathrm{MHz}$ Note $5, \mathrm{Vdd}=5.0 \mathrm{~V}$ | Square wave input |  | 0.19 | 1.28 |  |
|  |  |  |  | Resonator connection |  | 0.30 | 1.36 |  |
|  |  |  | $\mathrm{fmx}^{\prime}=10 \mathrm{MHz}, \mathrm{fmain}=10 \mathrm{MHz}$ Note $5, \mathrm{VdD}=3.0 \mathrm{~V}$ | Square wave input |  | 0.19 | 1.28 |  |
|  |  |  |  | Resonator connection |  | 0.30 | 1.36 |  |
|  |  |  | $\mathrm{fmx}^{\mathrm{m}}=8 \mathrm{MHz}, \mathrm{fmain}^{\text {a }}=32 \mathrm{MHz}$ Note $6, \mathrm{VdD}=5.0 \mathrm{~V}$ | Square wave input |  | 0.91 | 4.17 | mA |
|  |  |  |  | Resonator connection |  | 1.01 | 4.27 |  |
|  |  |  | $\mathrm{fmx}^{\text {a }}=8 \mathrm{MHz}, \mathrm{fmAIN}=32 \mathrm{MHz}$ Note $6, \mathrm{VDD}=3.0 \mathrm{~V}$ | Square wave input |  | 0.91 | 4.17 |  |
|  |  |  |  | Resonator connection |  | 1.01 | 4.27 |  |
|  |  |  | $\mathrm{fmx}^{\text {a }}=8 \mathrm{MHz}, \mathrm{fmAIN}=24 \mathrm{MHz}$ Note $6, \mathrm{VDD}=5.0 \mathrm{~V}$ | Square wave input |  | 0.76 | 3.27 |  |
|  |  |  |  | Resonator connection |  | 0.86 | 3.37 |  |
|  |  |  |  | Square wave input |  | 0.76 | 3.27 |  |
|  |  |  |  | Resonator connection |  | 0.86 | 3.37 |  |
|  | IdD3 <br> Note 7 | STOP mode | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ |  |  | 0.38 | 1.14 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 0.50 | 1.14 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+50^{\circ} \mathrm{C}$ |  |  | 0.66 | 4.52 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  | 1.04 | 7.98 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  |  | 2.92 | 16.0 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}$ |  |  | 11.0 | 100.0 |  |

Note 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the RTC, interval timer, watchdog timer, LVD circuit, AFE, I/O ports, and on-chip pull-up/pull-down resistors and the current flowing during writing to the data flash.
Note 2. During HALT instruction execution from flash memory
Note 3. The relationship between the operation voltage range and the CPU operating frequency is as below.
$2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 32 MHz
$2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ @ 1 MHz to 16 MHz
Note 4. When the high-speed system clock is stopped
Note 5. When the high-speed on-chip oscillator and the PLL are stopped
Note 6. When high-speed on-chip oscillator is stopped and the PLL is operating
Note 7. The MAX. value includes the leakage current in STOP mode.

Remark 1. $f m x$ : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
Remark 2. fнoco: High-speed on-chip oscillator clock frequency
Remark 3. fmain: Main system clock frequency
Remark 4. The temperature condition for the TYP. value is $\mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, except the operation in STOP mode.

- Peripheral functions
( $\mathrm{TA}_{\mathrm{A}}=-\mathbf{4 0}$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low-speed on-chip oscillator operating current | IFIL Note 1 |  |  |  | 0.20 |  | $\mu \mathrm{A}$ |
| RTC operating current | Irtc Notes 1, 2, 3 | $\mathrm{fmx}=4 \mathrm{MHz}, \mathrm{RTCCL}=00 \mathrm{H}\left(\mathrm{f}_{\mathrm{mx}} / 122\right)$ |  |  | 22 |  | $\mu \mathrm{A}$ |
| Interval timer operating current | ${ }_{\text {IIT }}$ Notes 1, 2, 4 | $\mathrm{fmx}=4 \mathrm{MHz}, \mathrm{RTCCL}=00 \mathrm{H}\left(\mathrm{f}_{\mathrm{m}} / 122\right)$ |  |  | 22 |  | $\mu \mathrm{A}$ |
| Watchdog timer operating current | Iwdt Notes 1, 5, 6 | $\mathrm{fiL}^{\text {a }} 15 \mathrm{kHz}$ |  |  | 0.22 |  | $\mu \mathrm{A}$ |
| LVD operating current | ILvD Notes 1, 7 |  |  |  | 0.08 |  | $\mu \mathrm{A}$ |
| Self-programming operating current | IFSP Notes 1, 8 |  |  |  | 2.50 | 12.20 | mA |
| BGO operating current | Ibgo Notes 1, 9 |  |  |  | 2.50 | 12.20 | mA |
| SNOOZE operating current | Isnoz Note 1 | A/D converter operationNotes 10, | The mode is performed |  | 0.50 | 1.10 | mA |
|  |  |  | During A/D conversion, $A V_{D D}=V_{D D}=3.0 \mathrm{~V}$ |  | 1.20 | 2.04 |  |
|  |  | CSI/UART operation |  |  | 0.70 | 1.54 |  |
|  |  | DTC operation |  |  | 3.10 |  |  |

Note 1. Current flowing to VDD
Note 2. When the high-speed on-chip oscillator is stopped
Note 3. Current flowing only to the real-time clock (RTC). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock is operating in operation mode or HALT mode.
Note 4. Current flowing only to the interval timer. The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the interval timer is operating in operation mode or HALT mode. When the low-speed onchip oscillator is selected, also add IFIL.
Note 5. When the high-speed on-chip oscillator and high-speed system clock are stopped.
Note 6. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator).
The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is operating.
Note 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is operating.
Note 8. Current flowing during self-programming
Note 9. Current flowing during writing to the data flash
Note 10. The current flowing into the $A V_{D D}$ is included.

Remark 1. $f m x$ : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
Remark 2. fiL: Low-speed on-chip oscillator clock frequency
Remark 3. The temperature condition for the TYP. value is $T_{A}=25^{\circ} \mathrm{C}$

- AFE functions
(TA = -40 to +105 ${ }^{\circ} \mathrm{C}, \mathbf{2 . 7} \mathrm{V} \leq \mathrm{AVDD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 24-bit $\Delta \Sigma A / D$ converter operating current | IdSAD | Normal mode Notes 1, 2 <br> Circuits that operate: ABGR, REGA, SBIAS, VREFAMP, PGA, 24-bit $\Delta \Sigma$ A/D converter, and digital filter Differential input mode $\begin{aligned} & \text { OSR }=256 \\ & \text { SBIAS lout }=0 \mathrm{~mA} \end{aligned}$ |  | 0.94 | 1.46 | mA |
|  |  | Low power mode Notes 1, 2 <br> Circuits that operate: ABGR, REGA, SBIAS, VREFAMP, PGA, 24-bit $\Delta \Sigma$ A/D converter, and digital filter Differential input mode $\begin{aligned} & \text { OSR }=256 \\ & \text { SBIAS Iout }=0 \mathrm{~mA} \end{aligned}$ |  | 0.60 | 0.91 | mA |
| 10-bit A/D converter operating current | I ADC | During conversion at the highest speed Notes 1, 2 $A V_{D D}=5.0 \mathrm{~V}$ |  | 1.30 | 1.70 | mA |
| Configurable amplifier operating current | Iamp | Normal mode Notes 1, 2 <br> Circuits that operate: ABGR and configurable amplifier $\mathrm{IL}=0 \mathrm{~mA}$ <br> Per channel |  | 0.13 | 0.24 | mA |
|  |  | High-speed mode Notes 1, 2 <br> Circuits that operate: ABGR and configurable amplifier $\mathrm{IL}=0 \mathrm{~mA}$ <br> Per channel |  | 0.30 | 0.45 | mA |
| 12-bit D/A converter operating current | Idac | When $A V_{D D}$ is selected as the reference voltage Notes 1,2 Circuits that operate: ABGR and internal reference voltage (VREFDA) |  | 0.61 | 0.97 | mA |

Note 1. Current flowing to AVDD
Note 2. Current flowing only to the circuits that operate shown in the Conditions column.

### 2.4 AC Characteristics

$\left(\mathrm{TA}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}\right)$

| Items | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction cycle (minimum instruction execution time) | Tcy | Main system clock (fmals) operation | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 0.03125 |  | 1 | $\mu \mathrm{s}$ |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ | 0.0625 |  | 1 | $\mu \mathrm{s}$ |
|  |  | In the self-programming mode | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 0.03125 |  | 1 | $\mu \mathrm{s}$ |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ | 0.0625 |  | 1 | $\mu \mathrm{s}$ |
| External system clock frequency | fex | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | 1.0 |  | 20.0 | MHz |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ |  | 1.0 |  | 16.0 | MHz |
| External system clock input high-level width, low-level width | $\begin{aligned} & \text { tEXH, } \\ & \text { tEXL } \end{aligned}$ | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | 24 |  |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ |  | 30 |  |  | ns |
| TIOO to TI03, TI10, TI11 input high-level width, low-level width | ttil, tTIL |  |  | 1/fmCK + 10 |  |  | ns |
| Timer RJ input cycle | fc | TRJIOO | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 100 |  |  | ns |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ | 300 |  |  | ns |
| Timer RJ input highlevel width, low-level width | tтJIH, tTJIL | TRJIOO | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 40 |  |  | ns |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ | 120 |  |  | ns |
| Timer RG input highlevel width, low-level width | tTGIH, tTGIL | TRGIOA, TRGIOB |  | 2.5/fcLk |  |  | ns |
| $\begin{aligned} & \text { TO00 to TO03, } \\ & \text { TO10, TO11, } \\ & \text { TRJIO0, TRJO0, } \\ & \text { TRGIOA, TRGIOB } \\ & \text { output frequency } \end{aligned}$ | fto |  | $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | 16 | MHz |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 4.0 \mathrm{~V}$ |  |  | 8 | MHz |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ |  |  | 4 | MHz |
| PCLBUZO output frequency | fPCL |  | $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | 16 | MHz |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 4.0 \mathrm{~V}$ |  |  | 8 | MHz |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ |  |  | 4 | MHz |
| Interrupt input highlevel width, low-level width | tINTH, tINTL | INTP1 to INTP7 |  | 1 |  |  | $\mu \mathrm{s}$ |
| $\overline{\text { RESET }}$ low-level width | tRSL |  |  | 10 |  |  | $\mu \mathrm{s}$ |

Remark fмск: Timer array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of timer mode register $m$ (TMRmn). $m$ : Unit number ( $m=0,1$ ), $n$ : Channel number ( $\mathrm{n}=0$ to 3 ))

Minimum Instruction Execution Time During Main System Clock Operation

Tcy vs Vdd


AC Timing Test Points


External System Clock Timing


TI/TO Timing

TIOO to TI03, TI10, TI11


TO00 to TO03, TO10, TI11,
TRJIOO, TRJOO,
TRGIOA, TRGIOB



Interrupt Request Input Timing

$\overline{\text { RESET }}$ Input Timing


### 2.5 Peripheral Functions Characteristics

AC Timing Test Points


### 2.5.1 Serial array unit

(1) During communication at same potential (UART mode)
( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, AVss = Vss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | HS (high-speed main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| Transfer rate Note 1 |  |  |  | fmck/12 | bps |
|  |  | Theoretical value of the maximum transfer rate fMCK $=$ fcLk Note 2 |  | 2.6 | Mbps |

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.
Note 2. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are:

$$
\begin{aligned}
& 32 \mathrm{MHz}(2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}) \\
& 16 \mathrm{MHz}(2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V})
\end{aligned}
$$

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register $g$ (PIMg) and port output mode register $g$ (POMg).

UART mode connection diagram (during communication at same potential)


UART mode bit width (during communication at same potential) (reference)


Remark 1. $\mathrm{q}:$ UART number $(\mathrm{q}=0,1), \mathrm{g}:$ PIM or POM number $(\mathrm{g}=1)$
Remark 2. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
n : Channel number ( $\mathrm{mn}=00$ to 03 ) )
(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) ( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )

| Parameter | Symbol | Conditions |  | HS (high-speed main) mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. |  |
| SCKp cycle time | tксү1 | tкCу1 $\geq$ 4/fcLk | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 250 |  | ns |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 500 |  | ns |
| SCKp high-/low-level width | $\mathrm{t}_{\mathrm{KH} 1}$, tkL1 | $4.0 \mathrm{~V} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}$ |  | tксү1/2-24 |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | tксү1/2-36 |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | $\mathrm{tkcrı}^{\text {/ }}$ - 76 |  | ns |
| SIp setup time (to SCKp $\uparrow$ ) Note 1 | tsıк1 | $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | 66 |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  | 66 |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 113 |  | ns |
| SIp hold time (from SCKp $\uparrow$ ) Note 1 | tksı1 |  |  | 38 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp output Note 2 | tkso1 | $\mathrm{C}=30 \mathrm{pF}$ No |  |  | 50 | ns |

Note 1. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The Slp setup time becomes "to SCKpl" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0 . The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn = 0 and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
Note 2. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
Note 3. $\quad \mathrm{C}$ is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register $g$ ( PIMg ) and port output mode register g ( POMg ).

Remark 1. $\mathrm{p}: \mathrm{CSI}$ number $(\mathrm{p}=00,01)$, m : Unit number $(\mathrm{m}=0)$, n : Channel number $(\mathrm{n}=0,1)$,
g : PIM number $(\mathrm{g}=1)$
Remark 2. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n : Channel number $(\mathrm{mn}=00,01)$ )
(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)
( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss $=\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (high-speed main) mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. |  |
| SCKp cycle time Note 1 | tkcy2 | $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 20 MHz < fмск | 16/fмск |  | ns |
|  |  |  | $\mathrm{fmCK} \leq 20 \mathrm{MHz}$ | 12/fмск |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 16 MHz < fмск $^{\text {c }}$ | 16/fмск |  | ns |
|  |  |  | $\mathrm{fmCK} \leq 16 \mathrm{MHz}$ | 12/fм мск |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  | 12/fмск and 1000 |  | ns |
| SCKp high-/low-level width | $\mathrm{t}_{\text {KH2, }} \mathrm{tkL2}^{2}$ | $4.0 \mathrm{~V} \leq \mathrm{VDD}^{5} 5.5 \mathrm{~V}$ |  | tıcı2/2-14 $^{\text {- }}$ |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD}^{5} 5.5 \mathrm{~V}$ |  | tıcy2/2-16 $^{\text {- }}$ |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | tксү2/2-36 |  | ns |
| SIp setup time (to SCKp $\uparrow$ ) Note 2 | tsIK2 | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | 1/fмск +40 |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 1/fмск +60 |  | ns |
| SIp hold time (from SCKp $\uparrow$ ) Note 2 | $\mathrm{tksin}^{2}$ |  |  | 1/fмск +62 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp output Note 3 | tkso2 | C $=30 \mathrm{pF}$ Note 4 | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{dD}} \leq 5.5 \mathrm{~V}$ |  | 2/fмск +66 | ns |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | 2/fмск +113 | ns |
| $\overline{\mathrm{SSIOO}}$ setup time | tssIk | DAPmn $=0$ | $2.7 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 240 |  | ns |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{dD}} \leq 5.5 \mathrm{~V}$ | 400 |  | ns |
|  |  | DAPmn $=1$ | $2.7 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 1/fмск +240 |  | ns |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{dD}} \leq 5.5 \mathrm{~V}$ | 1/fмск +400 |  | ns |
| $\overline{\text { SSIOO }}$ hold time | tkssı | DAPmn $=0$ | $2.7 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 1/fмск +240 |  | ns |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 1/fмск +400 |  | ns |
|  |  | DAPmn = 1 | $2.7 \mathrm{~V} \leq \mathrm{V} \mathrm{dD} \leq 5.5 \mathrm{~V}$ | 240 |  | ns |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 400 |  | ns |

Note 1. The maximum transfer rate in the SNOOZE mode is 1 Mbps .
Note 2. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The Slp setup time becomes "to SCKpl" when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$. The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn = 0 and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
Note 3. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn = 0 and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
Note 4. C is the load capacitance of the SOp output lines.

Caution Select the normal input buffer for the SIp and SCKp pins and the normal output mode for the SOp pin by using port input mode register $g$ ( PIMg ) and port output mode register $g(\mathrm{POMg})$.

Remark 1. p: CSI number $(p=00,01)$, $m$ : Unit number $(m=0)$, $n$ : Channel number $(n=0,1)$, $g$ : PIM number $(g=1)$
Remark 2. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n : Channel number $(\mathrm{mn}=00,01)$ )

## CSI mode connection diagram (during communication at same potential)



CSI mode connection diagram (during communication at same potential) (Slave Transmission of slave select input function (CSIOO))

| SCKOOSLOORL78 microcontroller | SCK |
| :---: | :---: |
|  |  |
|  | So |
|  | User's device |
| SO00 | SI |
| $\overline{\text { SSIOO }}$ | $\overline{\text { SSO }}$ |

Remark 1. p : CSI number $(p=00,01)$
Remark 2. $m$ : Unit number, n : Channel number $(\mathrm{mn}=00,01)$

CSI mode serial transfer timing (during communication at same potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn =1.)


CSI mode serial transfer timing (during communication at same potential)
(When DAPmn = 0 and CKPmn =1, or DAPmn = 1 and CKPmn = 0.)


Remark 1. p : CSI number $(\mathrm{p}=00,01)$
Remark 2. $m$ : Unit number, n : Channel number $(\mathrm{mn}=00,01)$
(4) During communication at same potential (simplified ${ }^{2} \mathrm{C}$ mode)
( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )

| Parameter | Symbol | Conditions | HS (high-speed main) mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| SCLr clock frequency | fscl | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 400 Note 1 | kHz |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=3 \mathrm{k} \Omega \end{aligned}$ |  | 100 Note 1 | kHz |
| Hold time when SCLr = "L" | tıow | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{VDD}^{\mathrm{V}} 55.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 1200 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=3 \mathrm{k} \Omega \end{aligned}$ | 4600 |  | ns |
| Hold time when SCLr = "H" | thigh | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 1200 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=3 \mathrm{k} \Omega \end{aligned}$ | 4600 |  | ns |
| Data setup time (reception) | tsu: DAT | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | $\begin{gathered} 1 / \text { fмск }+220 \\ \text { Note } 2 \end{gathered}$ |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=3 \mathrm{k} \Omega \end{aligned}$ | $\begin{gathered} 1 / \text { fмск }+580 \\ \text { Note } 2 \end{gathered}$ |  | ns |
| Data hold time (transmission) | thd: DAT | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 0 | 770 | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=3 \mathrm{k} \Omega \end{aligned}$ | 0 | 1420 | ns |

Note 1. The value must also be equal to or less than fмск/4.
Note 2. Set the fmck value to keep the hold time of $\operatorname{SCLr}=$ "L" and $S C L r=$ "H".

Caution Select the normal input buffer and the N-ch open drain output (VdD tolerance) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register $g$ ( PIMg ) and port output mode register $h$ (POMh).
(Remarks are listed on the next page.)

## Simplified ${ }^{12} \mathrm{C}$ mode connection diagram (during communication at same potential)



Simplified $I^{2} \mathrm{C}$ mode serial transfer timing (during communication at same potential)


Remark 1. $\mathrm{Rb}[\Omega]$ : Communication line (SDAr) pull-up resistance, $\mathrm{Cb}_{\mathrm{b}}[\mathrm{F}]$ : Communication line (SDAr, SCLr) load capacitance
Remark 2. $r$ : IIC number $(r=00,01)$, $g$ : PIM number $(g=1)$, $h$ : POM number $(h=1)$
Remark 3. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number ( $m=0$ ),
n : Channel number $(\mathrm{n}=0,1), \mathrm{mn}=00,01)$
(5) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (UART mode)
( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (high-speed main) mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. |  |
| Transfer rate |  | Reception | $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}$ |  | $\mathrm{f}_{\mathrm{Mc}} / 12$ Note 1 | bps |
|  |  |  | Theoretical value of the maximum transfer rate $f_{\text {MCK }}=\mathrm{f}_{\text {CLK }} \text { Note } 2$ |  | 2.6 | Mbps |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}$ |  | $\mathrm{fmck} / 12^{\text {Note }} 1$ | bps |
|  |  |  | Theoretical value of the maximum transfer rate $f_{\text {мCK }}=\mathrm{fcLL} \text { Note } 2$ |  | 2.6 | Mbps |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}$ |  | $\mathrm{fmck}_{\text {/12 }}$ Note 1 | bps |
|  |  |  | Theoretical value of the maximum transfer rate <br> fmck $=\mathrm{fclk}$ Note 2 |  | 2.6 | Mbps |

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.
Note 2. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are:

$$
\begin{aligned}
& 32 \mathrm{MHz}(2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}) \\
& 16 \mathrm{MHz}(2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V})
\end{aligned}
$$

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (Vdd tolerance) mode for the TxDq pin by using port input mode register $g$ ( PIMg ) and port output mode register $g$ (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remark 1. Vb [V]: Communication line voltage
Remark 2. $q$ : UART number $(q=0,1)$, $g$ : PIM or POM number $(g=1)$
Remark 3. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
n : Channel number ( $\mathrm{mn}=00,01$ )
(5) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (UART mode)
( $\mathrm{TA}_{\mathrm{A}}=-\mathbf{4 0}$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )

| Parameter | Symbol | Conditions |  | HS (high-speed main) mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. |  |
| Transfer rate |  | Transmission | $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}$ |  | Note 1 | bps |
|  |  |  | Theoretical value of the maximum transfer rate $\mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{b}}=2.7 \mathrm{~V}$ |  | 2.6 Note 2 | Mbps |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V} \end{aligned}$ |  | Note 3 | bps |
|  |  |  | Theoretical value of the maximum transfer rate $\mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{b}}=2.3 \mathrm{~V}$ |  | 1.2 Note 4 | Mbps |
|  |  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \end{aligned}$ |  | Note 5 | bps |
|  |  |  | Theoretical value of the maximum transfer rate $\mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{b}}=1.6 \mathrm{~V}$ |  | 0.43 Note 6 | Mbps |

Note 1. The smaller maximum transfer rate derived by using $\mathrm{fMCK} / 12$ or the following expression is the valid maximum transfer rate.
Expression for calculating the transfer rate when $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ and $2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}$

Baud rate error (theoretical value) $=\frac{\frac{1}{\text { Transfer rate } \times 2}-\left\{-\mathrm{Cb} \times \operatorname{Rb} \times \ln \left(1-\frac{2.2}{\mathrm{~V}_{\mathrm{b}}}\right)\right\}}{} \times 100[\%]$

$$
\left(\frac{1}{\text { Transfer rate }}\right) \times \text { Number of transferred bits }
$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

Note 2. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
Note 3. The smaller maximum transfer rate derived by using fмск/12 or the following expression is the valid maximum transfer rate.
Expression for calculating the transfer rate when $2.7 \mathrm{~V} \leq \mathrm{VDD}<4.0 \mathrm{~V}$ and $2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}$



* This value is the theoretical value of the relative difference between the transmission and reception sides.

Note 4. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.

Note 5. The smaller maximum transfer rate derived by using $\mathrm{f} \mathrm{McK} / 12$ or the following expression is the valid maximum transfer rate.
Expression for calculating the transfer rate when $2.4 \mathrm{~V} \leq \mathrm{VDD}<3.3 \mathrm{~V}$ and $1.6 \mathrm{~V} \leq \mathrm{Vb} \leq 2.0 \mathrm{~V}$

$$
\begin{aligned}
& \text { Maximum transfer rate }=\frac{1}{\left\{-\mathrm{Cb} \times \mathrm{Rb} \times \ln \left(1-\frac{1.5}{\mathrm{Vb}_{\mathrm{b}}}\right)\right\} \times 3}[\mathrm{bps}] \\
& \text { Baud rate error (theoretical value) }=\frac{\frac{1}{\text { Transfer rate } \times 2}-\left\{-\mathrm{Cb} \times \mathrm{Rb} \times \ln \left(1-\frac{1.5}{\mathrm{Vb}_{b}}\right)\right\}}{\left(\frac{1}{\text { Transfer rate }}\right) \times \text { Number of transferred bits }} \times 100[\%] \\
& \text { * This value is the theoretical value of the relative difference between the transmission and reception sides. }
\end{aligned}
$$

Note 6. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 5 above to calculate the maximum transfer rate under conditions of the customer.

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (Vdd tolerance) mode for the TxDq pin by using port input mode register $g$ ( PIMg ) and port output mode register $g$ (POMg). For ViH and VIL, see the DC characteristics with TTL input buffer selected.
(Remarks are listed on the next page.)

## UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)


Remark 1. $\mathrm{Rb}[\Omega]$ : Communication line (TxDq) pull-up resistance,
$\mathrm{Cb}[\mathrm{F}]$ : Communication line (TxDq) load capacitance, $\mathrm{Vb}[\mathrm{V}]$ : Communication line voltage
Remark 2. $q$ : UART number $(q=0,1), g$ : PIM or POM number $(g=1)$
Remark 3. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
m : Unit number, n : Channel number $(\mathrm{mn}=00,01)$ )
(6) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) (master mode, SCKp... internal clock output)
( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )
(1/3)

| Parameter | Symbol | Conditions |  | HS (high-speed main) mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. |  |
| SCKp cycle time | tkcy1 | $\mathrm{tKCY1}^{\text {2 }}$ 4/ffLK | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 600 |  | ns |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 1000 |  | ns |
|  |  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 2300 |  | ns |
| SCKp high-level width | tkH1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | tксү1/2-150 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | tксү1/2-340 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | tкč1/2-916 $^{\text {/ }}$ |  | ns |
| SCKp low-level width | tKL1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | tkcy1 $^{\text {/ }}$ - 24 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | tkcy $^{\text {/ }}$ 2-36 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{b}=30 \mathrm{pF}, R_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | tк¢ү1/2-100 |  | ns |

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For $\mathrm{ViH}^{\mathrm{V}}$ and VIL, see the DC characteristics with TTL input buffer selected.
(Remarks are listed two pages after the next page.)
(6) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) (master mode, SCKp... internal clock output)
$\left(\mathrm{TA}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V$)$

| Parameter | Symbol | Conditions | HS (high-speed main) mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| Slp setup time (to SCKp $\uparrow$ ) Note | tsıк1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 162 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 354 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 958 |  | ns |
| SIp hold time (from SCKp $\uparrow$ ) Note | tksı1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 38 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 38 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 38 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp output Note | tksol | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | 200 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 390 | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | 966 | ns |

Note $\quad$ When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For $\mathrm{V}_{\mathrm{it}}$ and VIL, see the DC characteristics with TTL input buffer selected.
(Remarks are listed on the page after the next page.)
(6) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) (master mode, SCKp... internal clock output)
$\left(\mathrm{TA}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V$)$

| Parameter | Symbol | Conditions | HS (high-speed main) mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| SIp setup time (to SCKp $\downarrow$ ) Note | tsıK1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 88 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 88 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 220 |  | ns |
| SIp hold time (from SCKp $\downarrow$ ) Note | tksı1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 38 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 38 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 38 |  | ns |
| Delay time from SCKp $\uparrow$ to SOp output Note | tksol | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | 50 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 50 | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{VD}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | 50 | ns |

Note $\quad$ When DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For $\mathrm{V}_{\mathrm{it}}$ and VIL, see the DC characteristics with TTL input buffer selected.
(Remarks are listed on the next page.)

## CSI mode connection diagram (during communication at different potential



Remark 1. $\mathrm{Rb}[\Omega]$ : Communication line (SCKp, SOp) pull-up resistance, $\mathrm{Cb}[\mathrm{F}]$ : Communication line (SCKp, SOp) load capacitance, $\mathrm{Vb}[\mathrm{V}]$ : Communication line voltage
Remark 2. p : CSI number $(\mathrm{p}=00,01)$, m: Unit number $(\mathrm{m}=0)$, n : Channel number $(\mathrm{n}=0,1), \mathrm{g}$ : PIM or POM number $(\mathrm{g}=1)$
Remark 3. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
n : Channel number $(\mathrm{mn}=00,01)$ )

CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn =1.)


CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn =1, or DAPmn = 1 and CKPmn = 0.)


Remark p: CSI number $(p=00,01)$, m: Unit number $(m=0)$, $n$ : Channel number $(n=0,1), g$ : PIM or POM number $(g=1)$
(7) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) (slave mode, SCKp... external clock input)
( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss $=\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (high-speed main) mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. |  |
| SCKp cycle time Note 1 | tк¢Y2 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V} \end{aligned}$ | 24 MHz < fмск | 28/fмск |  | ns |
|  |  |  | $20 \mathrm{MHz}<\mathrm{f}_{\text {Mck }} \leq 24 \mathrm{MHz}$ | 24/fıск |  | ns |
|  |  |  | $8 \mathrm{MHz}<\mathrm{fmск} \leq 20 \mathrm{MHz}$ | 20/fмск |  | ns |
|  |  |  | $4 \mathrm{MHz}<\mathrm{fmск}^{5} 8 \mathrm{MHz}$ | 16/f мск |  | ns |
|  |  |  | fмск $\leq 4 \mathrm{MHz}$ | 12/fмск |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V} \end{aligned}$ | 24 MHz < fмск | 40/fмск |  | ns |
|  |  |  | $20 \mathrm{MHz}<\mathrm{f}_{\text {MCK }} \leq 24 \mathrm{MHz}$ | 32/fmск |  | ns |
|  |  |  | $16 \mathrm{MHz}<\mathrm{f}_{\text {Mck }} \leq 20 \mathrm{MHz}$ | 28/fмск |  | ns |
|  |  |  | $8 \mathrm{MHz}<\mathrm{fmск} \leq 16 \mathrm{MHz}$ | 24/fмск |  | ns |
|  |  |  | $4 \mathrm{MHz}<\mathrm{fmck} \leq 8 \mathrm{MHz}$ | 16/fмск |  | ns |
|  |  |  | $\mathrm{f}_{\text {мск }} \leq 4 \mathrm{MHz}$ | 12/fмск |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \end{aligned}$ | $24 \mathrm{MHz}<$ fмск | 96/fмск |  | ns |
|  |  |  | $20 \mathrm{MHz}<\mathrm{fmck}^{5} \mathbf{2 4 \mathrm { MHz }}$ | 72/fмск |  | ns |
|  |  |  | $16 \mathrm{MHz}<$ fмск $\leq 20 \mathrm{MHz}$ | 64/fмск |  | ns |
|  |  |  | $8 \mathrm{MHz}<\mathrm{f}_{\text {мск }} \leq 16 \mathrm{MHz}$ | 52/fмск |  | ns |
|  |  |  | $4 \mathrm{MHz}<\mathrm{fmCK}^{5} 8 \mathrm{MHz}$ | 32/f мск |  | ns |
|  |  |  | $\mathrm{fmск} \leq 4 \mathrm{MHz}$ | 20/fмск |  | ns |
| SCKp high-/low-level width | tкн2, tкц2 | $4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}$ |  | tксү2/2-24 |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}$ |  | tкcү2/2-36 $^{\text {- }}$ |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}$ |  | tıč2/2-100 $^{\text {¢ }}$ |  | ns |
| SIp setup time (to SCKp $\uparrow$ ) Note 2 | tsIK2 | $4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}$ |  | 1/fмск +40 |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}$ |  | $1 /$ пмск $^{\text {¢ }}$ ( 40 |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}$ |  | 1/fмск +60 |  | ns |
| SIp hold time (from SCKp $\uparrow$ ) Note 2 | tkSI2 |  |  | 1/fмск + 62 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp output Note 3 | tkso2 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  |  | $2 / \mathrm{f}_{\text {мск }}+240$ | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{VDD}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  |  | $2 /$ ммск +428 | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{VDD}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  |  | 2/fмск +1146 | $n s$ |

(Notes, Cautions, and Remarks are listed on the next page.)

Note 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
Note 2. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The SIp setup time becomes "to SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$. The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn = 0 and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
Note 3. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.

Caution Select the TTL input buffer for the SIp and SCKp pins, and the N-ch open drain output (VdD tolerance) mode for the SOp pin by using port input mode register $g$ (PIMg) and port output mode register g (POMg). For Vir and Vil, see the DC characteristics with TTL input buffer selected.

## CSI mode connection diagram (during communication at different potential)



Remark 1. $\mathrm{Rb}[\Omega]$ : Communication line (SOp) pull-up resistance, $\mathrm{Cb}[F]$ : Communication line (SOp) load capacitance,
$\mathrm{Vb}[\mathrm{V}]$ : Communication line voltage
Remark 2. p : CSI number $(\mathrm{p}=00,01)$, m : Unit number $(\mathrm{m}=0)$, n : Channel number $(\mathrm{n}=0,1), \mathrm{g}$ : PIM or POM number $(\mathrm{g}=1)$
Remark 3. fмск: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
m : Unit number, n : Channel number $(\mathrm{mn}=00,01)$ )
Remark 4. Communication at different potential cannot be performed during clocked serial communication with the slave select function.

CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn =1.)


CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)


Remark 1. p : CSI number $(\mathrm{p}=00,01)$, m : Unit number $(\mathrm{m}=0)$, n : Channel number $(\mathrm{n}=0,1), \mathrm{g}$ : PIM or POM number $(\mathrm{g}=1)$
Remark 2. Communication at different potential cannot be performed during clocked serial communication with the slave select function.
(8) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (simplified $\mathrm{I}^{2} \mathrm{C}$ mode)
( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )
(1/2)

| Parameter | Symbol | Conditions | HS (high-speed main) mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| SCLr clock frequency | fscl | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 400 Note 1 | kHz |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, R_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 400 Note 1 | kHz |
|  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.8 \mathrm{k} \Omega \end{aligned}$ |  | 100 Note 1 | kHz |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 100 Note 1 | kHz |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | 100 Note 1 | kHz |
| Hold time when SCLr = "L" | tıow | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 1200 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 1200 |  | ns |
|  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, R_{\mathrm{b}}=2.8 \mathrm{k} \Omega \end{aligned}$ | 4600 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 4600 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 4600 |  | ns |
| Hold time when SCLr = "H" | thigh | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 620 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V} \mathrm{VD}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 500 |  | ns |
|  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.8 \mathrm{k} \Omega \end{aligned}$ | 2700 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, R_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 2400 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 1830 |  | ns |

(8) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (simplified ${ }^{2} \mathrm{C}$ mode)
( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )

| Parameter | Symbol | Conditions | HS (high-speed main) mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| Data setup time (reception) | tsu:dat | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 1/fmск +340 Note 2 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, R_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 1/fmск +340 Note 2 |  | ns |
|  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.8 \mathrm{k} \Omega \end{aligned}$ | 1/fмск +760 Note 2 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, R_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 1/fм мск +760 Note 2 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, R_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 1/fıск +570 Note 2 |  | ns |
| Data hold time (transmission) | thd:dAT | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 0 | 770 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 0 | 770 | ns |
|  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.8 \mathrm{k} \Omega \end{aligned}$ | 0 | 1420 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, R_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 0 | 1420 | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 0 | 1215 | ns |

Note 1. The value must also be equal to or less than fМСк/4.
Note 2. Set the fMCK value to keep the hold time of $\operatorname{SCLr}=$ " $L$ " and $S C L r=$ " H ".

Caution Select the TTL input buffer and the N-ch open drain output (Vdd tolerance) mode for the SDAr pin and the N-ch open drain output (Vdd tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register $g$ (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
(Remarks are listed on the next page.)

## Simplified $I^{2} \mathrm{C}$ mode connection diagram (during communication at different potential)



Simplified ${ }^{2} \mathrm{C}$ mode serial transfer timing (during communication at different potential)


Remark 1. Rb [ $\Omega$ ]: Communication line (SDAr, SCLr) pull-up resistance, $\mathrm{Cb}[\mathrm{F}]$ : Communication line (SDAr, SCLr) load capacitance, $\mathrm{Vb}[\mathrm{V}]$ : Communication line voltage
Remark 2. r: IIC number ( $r=00,01$ ), $g$ : PIM, POM number ( $g=1$ )
Remark 3. fмск: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number ( $m=0$ ), n : Channel number $(\mathrm{n}=0), \mathrm{mn}=00,01)$

### 2.6 Analog Characteristics

### 2.6.1 Programmable gain instrumentation amplifier and 24-bit $\Delta \Sigma$ A/D converter

(1) Analog input in differential input mode
( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V , normal mode: fs1 = 1 MHz , FDATA1 = 3.90625 ksps, low-power mode: $\mathrm{fs} 2=0.125 \mathrm{MHz}$, FDATA2 $=488.28125 \mathrm{sps}, \mathrm{SBIAS}=1.2 \mathrm{~V}$, dofR $=\mathbf{0} \mathrm{mV}$, Vcom = 1.0 V , external clock input used)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Full-scale differential input voltage range | VID | $\mathrm{VID}=(\mathrm{PGAxP}-\mathrm{PGAxN})(\mathrm{x}=0$ to 3$)$ |  | $\begin{gathered} \pm 800 \\ \text { /GTOTAL } \end{gathered}$ |  | mV |
| Input voltage range | V | Each of PGAxP and PGAxN pins ( $\mathrm{x}=0$ to 3 ) | 0.2 |  | 1.8 | V |
| Common mode input voltage | Vcom | dofr $=0 \mathrm{mV}$ | $\begin{gathered} 0.2+(\|\mathrm{VID}\| \mathrm{X} \\ \text { GSET1)/2 } \end{gathered}$ |  | $\begin{gathered} \text { 1.8-(\|VID\|X } \\ \text { GSET1)/2 } \end{gathered}$ | V |
| Input bias current | IIN | $\mathrm{V}_{\mathrm{I}}=1.0 \mathrm{~V}$ |  |  | $\pm 50$ | nA |
| Input offset current | IINOFR | $\mathrm{V}_{\mathrm{I}}=1.0 \mathrm{~V}$ |  |  | $\pm 20$ | nA |

(2) Analog input in single-ended input mode
( $\mathrm{TA}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V , normal mode: fs1 =1 MHz, FDATA1 $=3.90625$ ksps, low-power mode: fs2 $=0.125 \mathrm{MHz}$, FDATA2 $=488.28125 \mathrm{sps}$, $\mathrm{SBIAS}=1.2 \mathrm{~V}$, dofR $=0 \mathrm{mV}$, Vcom $=1.0 \mathrm{~V}$, external clock input used)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Input voltage range | $\mathrm{V}_{\mathrm{I}}$ | Each of PGAxP and PGAxN pins <br> $(x=0$ to 3) <br> GsET1 $=1$, GsET2 $=1$ | 0.2 |  | 1.8 | V |
| Input bias current | IIN | $\mathrm{V}_{\mathrm{I}}=1.0 \mathrm{~V}$ |  |  | $\pm 50$ | nA |

(3) Programmable gain instrumentation amplifier and 24-bit $\Delta \Sigma$ A/D converter
( $\mathrm{TA}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}$, normal mode: fs1 = 1 MHz , FDATA1 = 3.90625 ksps, low-power mode: fs2 $=0.125 \mathrm{MHz}$, FDATA2 $=488.28125 \mathrm{sps}$, $\mathrm{SBIAS}=1.2 \mathrm{~V}$, dofR $=0 \mathrm{mV}$, Vcom $=1.0 \mathrm{~V}$, external clock input used, in differential input mode)
(1/2)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  |  |  | 24 | bit |
| Sampling frequency | fS1 | Normal mode |  | 1 |  | MHz |
|  | fs2 | Low power mode |  | 0.125 |  | MHz |
| Output data rate | fDATA1 | Normal mode | 0.48828 |  | 15.625 | ksps |
|  | fDATA2 | Low power mode | 61.03615 |  | 1953.125 | sps |
| Gain setting range | Gtotal | Gtotal $=$ Gset1 $\times$ Gset2 | 1 |  | 64 | V/V |
| 1st gain setting range | Gset1 | In differential input mode only |  | 1, 2, 3, 4, 8 |  | V/V |
| 2nd gain setting range | Gset2 | In differential input mode only |  | 1, 2, 4, 8 |  | V/V |
| Offset adjustment bit range | doffB |  |  | 5 |  | bit |
| Offset adjustment range | dofr | Referred to input | -164/GsET1 |  | +164/GsET1 | mV |
| Offset adjustment steps | doFs | Referred to input |  | 11/GsET1 |  | mV |

( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}$, normal mode: fs1=1 MHz, FDATA1 = $\mathbf{3 . 9 0 6 2 5}$ ksps, low-power mode: fs2 $=0.125 \mathrm{MHz}$, FDATA2 $=488.28125 \mathrm{sps}$, $\mathrm{SBIAS}=1.2 \mathrm{~V}$, dofR $=0 \mathrm{mV}$, Vcom $=1.0 \mathrm{~V}$, external clock input used, in differential input mode)
(2/2)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Gain error | Eg | $\begin{aligned} & \mathrm{T} \mathrm{~A}=25^{\circ} \mathrm{C} \\ & \mathrm{GSET} 1=1, \text { GSET2 }=1 \end{aligned}$ Excluding SBIAS error |  | $\pm 0.2$ | $\pm 2.7$ | \% |
|  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> Gset1 $=8$, GseT2 $=4$ <br> Excluding SBIAS error |  | $\pm 0.1$ |  | \% |
| Gain drift Note | dEg | GsET1 = 1, GsET2 = 1 <br> Excluding SBIAS drift |  | (5.6) | (22.0) | ppm/ ${ }^{\circ} \mathrm{C}$ |
|  |  | Gset1 = 8, Gset2 $=4$ <br> Excluding SBIAS drift |  | (9.1) |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Offset error | Eos | $\begin{aligned} & \hline \mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \text { GsET } 1=1, \text { GSET2 }=1 \\ & \text { Referred to input } \end{aligned}$ |  | $\pm 0.32$ | $\pm 2.90$ | mV |
|  |  | $\begin{aligned} & \hline \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \text { GsET1 }=8, \text { GSET2 }=4 \\ & \text { Referred to input } \end{aligned}$ |  | $\pm 0.03$ |  | mV |
| Offset drift Note | dEos | $\text { Gset1 = 1, GseT2 = } 1$ <br> Referred to input |  | ( $\pm 0.02$ ) | ( $\pm 6.00$ ) | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
|  |  | GsET1 $=8$, GsET2 $=4$ <br> Referred to input |  | ( $\pm 0.02)$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| SND ratio | SNDR | GsET1 = 1, GsET2 = 1, fin = 50 Hz <br> Normal mode, pin $=-1 \mathrm{dBFS}$ | (82) | (85) |  | dB |
|  |  | Gset1 $=8$, GsET2 $=4$, fin $=50 \mathrm{~Hz}$ <br> Normal mode, pin $=-1 \mathrm{dBFS}$ | (73) | (80) |  | dB |
| Noise | Vn | GSET1 $=1$, GsET2 $=1$, OSR $=2048$ |  | (13) |  | $\mu$ VRms |
|  |  | GsET1 $=8, \mathrm{GsET} 2=4, \mathrm{OSR}=2048$ |  | (0.6) |  | $\mu \mathrm{VRms}$ |
| Integral non-linearity error | INL | GSET1 $=1$, GsET2 $=1$, OSR $=2048$ |  | $( \pm 10)$ |  | ppmFS |
| Common mode rejection ratio | CMRR | $\begin{aligned} & \text { Vсом }=1.0 \pm 0.8 \mathrm{~V} \text {, fin }=50 \mathrm{~Hz} \\ & \text { GsET1 }=1, \mathrm{GsET2}=1 \\ & \text { Differential input mode } \end{aligned}$ | (72) | (90) |  | dB |
| Power supply rejection ratio | PSRR | $\begin{aligned} & \text { AVDD }=2.7 \text { to } 5.5 \mathrm{~V} \\ & \text { GSET1 }=1, \text { GSET2 }=1 \\ & \text { Differential input mode } \end{aligned}$ |  | (85) |  | dB |
| $\Delta \Sigma \mathrm{A} / \mathrm{D}$ converter input clock frequency | fadc |  | 3.8 | 4 | 4.2 | MHz |

Note $\quad$ Calculate the gain drift and offset drift by using the following expression (for $105^{\circ} \mathrm{C}$ products):
For gain drift: $(\operatorname{MAX}(E G(T(-40)$ to $T(105)))-\operatorname{MIN}(E g(T(-40)$ to $T(105)))) /\left(105^{\circ} \mathrm{C}-\left(-40^{\circ} \mathrm{C}\right)\right)$
For offset drift: (MAX(Eos(T(-40) to $\mathrm{T}(105)))-\operatorname{MIN}(\operatorname{Eos}(\mathrm{T}(-40)$ to $\mathrm{T}(105)))) /\left(105^{\circ} \mathrm{C}-\left(-40^{\circ} \mathrm{C}\right)\right)$
$\operatorname{MAX}(\operatorname{Eg}(T(-40)$ to $\mathrm{T}(105)))$ : The maximum value of gain error when the temperature range is $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ $\operatorname{MIN}(E G(T(-40)$ to $T(105)))$ : The minimum value of gain error when the temperature range is $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ $\operatorname{MAX}\left(\operatorname{Eos}\left(\mathrm{T}_{(-40)}\right.\right.$ to $\left.\left.\mathrm{T}(105)\right)\right)$ : The maximum value of offset error when the temperature range is $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ $\operatorname{MIN}\left(\operatorname{Eos}\left(\mathrm{T}_{(-40)}\right.\right.$ to $\left.\left.\mathrm{T}(105)\right)\right)$ : The minimum value of offset error when the temperature range is $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$

Remark In the ratings column, values in parentheses are the target design values and therefore are not tested for shipment.

### 2.6.2 Sensor power supply (SBIAS)

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\mathrm{AVSS}=\mathrm{Vss}=0 \mathrm{~V}$, Cout $=0.22 \mu \mathrm{~F}$, Vout $\left.=1.0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Output voltage range | Vout |  | 0.5 |  | 2.2 | V |
| Output voltage setting steps | VSTEP |  |  | 0.1 |  | V |
| Output voltage precision | VA | IOUT $=1 \mathrm{~mA}$ | $(-3)$ |  | $(+3)$ | $\%$ |
| Maximum output current | IOUT |  | 5 |  |  | mA |
| Short circuit current | ISHORT | Vout $=0 \mathrm{~V}$ |  | 40 | 65 | mA |
| Load regulation | LR | $1 \mathrm{~mA} \leq$ lout $\leq 5 \mathrm{~mA}$ |  |  | $(15)$ | mV |
| Power supply rejection ratio | PSRR | AVDD $=5.0 \mathrm{~V}+0.1 \mathrm{~V}$ pp ripple <br> $\mathrm{f}=100 \mathrm{~Hz}$, lout $=2.5 \mathrm{~mA}$ | $(45)$ | $(50)$ |  | dB |

Remark In the ratings column, values in parentheses are the target design values and therefore are not tested for shipment.

### 2.6.3 Temperature sensor

$\left(\mathrm{TA}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Temperature coefficient for <br> sensor | TCsNS |  |  | $(756)$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Sensor output voltage | VTEMP | TA $=25^{\circ} \mathrm{C}$ |  | 226.4 |  | mV |

Remark In the ratings column, values in parentheses are the target design values and therefore are not tested for shipment.

### 2.6.4 A/D converter characteristics

(1) When positive reference voltage $(+)=\operatorname{AVDD}(\operatorname{ADREFP} 1=0, \operatorname{ADREFP} 0=0)$, negative reference voltage $(-)=$ AVss (ADREFM $=0$ ), pins subject to AID conversion: ANIO to ANI9 and SBIAS
$\left(\mathrm{TA}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V , positive reference voltage $(+)=\mathrm{AVDD}$, negative reference voltage ( - ) = AVss)

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  |  | 8 |  | 10 | bit |
| Overall error Note 1 | AINL | 10-bit resolution ANIO to ANI9, SBIAS | $4.0 \mathrm{~V} \leq \mathrm{AVDD} \leq 5.5 \mathrm{~V}$ |  | 1.2 | $\pm 6.5$ | LSB |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{AV} \mathrm{DD}^{5} 5.5 \mathrm{~V}$ |  | 1.2 | $\pm 7.0$ | LSB |
| Conversion time | tconv | 10-bit resolution | $4.0 \mathrm{~V} \leq \mathrm{AV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 2.125 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{AV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 3.1875 |  | 39 | $\mu \mathrm{s}$ |
| Zero-scale error Notes 1, 2 | Ezs | 10-bit resolution ANIO to ANI9, SBIAS | $4.0 \mathrm{~V} \leq \mathrm{AV} \mathrm{DD}^{5} 5.5 \mathrm{~V}$ |  |  | $\pm 0.50$ | \%FSR |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{AV}$ DD $\leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.60$ | \%FSR |
| Full-scale error Notes 1, 2 | Efs | 10-bit resolution ANIO to ANI9, SBIAS | $4.0 \mathrm{~V} \leq \mathrm{AV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.50$ | \%FSR |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{AV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.60$ | \%FSR |
| Integral linearity error Note 1 | ILE | 10-bit resolution ANIO to ANI9, SBIAS | $4.0 \mathrm{~V} \leq \mathrm{AV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 3.5$ | LSB |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{AV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 4.0$ | LSB |
| Differential linearity error Note 1 | DLE | 10-bit resolution | $2.7 \mathrm{~V} \leq \mathrm{AVDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.0$ | LSB |
| Analog input voltage | Vain | ANIO to ANI9 |  | AVss |  | AVdd | V |

Note 1. Excludes quantization error ( $\pm 1 / 2$ LSB).
Note 2. This value is indicated as a ratio (\%FSR) to the full-scale value.

Caution The number of pins depends on the product. For details, see a list of pin functions.
(2) When positive reference voltage ( + ) = Internal reference voltage (ADREFP1 $=1$, $\operatorname{ADREFPO}=0$ ), negative reference voltage $(-)=$ AVss (ADREFM $=0$ ), pins subject to A/D conversion: ANIO to ANI9 and SBIAS
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}$, positive reference voltage $(+)=\mathrm{VBGR}$, negative reference voltage ( - ) = AVss)

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  |  | 8 |  |  | bit |
| Conversion time | tconv | 8-bit resolution | $2.7 \mathrm{~V} \leq \mathrm{AV}$ DD $\leq 5.5 \mathrm{~V}$ | 17 |  | 39 | $\mu \mathrm{S}$ |
| Zero-scale error Notes 1, 2 | Ezs | 8-bit resolution | $2.7 \mathrm{~V} \leq \mathrm{AV}$ DD $\leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.60$ | \%FSR |
| Integral linearity error Note 1 | ILE | 8-bit resolution | $2.7 \mathrm{~V} \leq \mathrm{AVDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.0$ | LSB |
| Differential linearity error Note 1 | DLE | 8-bit resolution | $2.7 \mathrm{~V} \leq \mathrm{AV}$ DD $\leq 5.5 \mathrm{~V}$ |  |  | $\pm 1.0$ | LSB |
| Internal reference voltage ${ }^{(+)}$ | VBGR | $2.7 \mathrm{~V} \leq \mathrm{AV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | Vbgr Note 3 |  |  | V |
| Analog input voltage | $V_{\text {AIN }}$ | ANIO to ANI9 |  | 0 |  | Vbgr | V |

Note 1. Excludes quantization error ( $\pm 1 / 2$ LSB).
Note 2. This value is indicated as a ratio (\%FSR) to the full-scale value.
Note 3. See the Internal reference voltage characteristics.

### 2.6.5 12-bit D/A converter

(1) When positive reference voltage ( + ) = AVdd (DACVRF = 0 )
( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}$, positive reference voltage $\left.(+)=\mathrm{AVDD}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | DARES |  |  |  | (12) | bit |
| Output voltage range | DAOUT | 12-bit resolution | 0.35 |  | AVdd-0.47 | V |
| Integral non-linearity error | DAILE | 12-bit resolution |  |  | $\pm 4.0$ | LSB |
| Differential non-linearity error | DADLE | 12-bit resolution |  |  | $\pm 1.0$ | LSB |
| Offset error | DAErr | 12-bit resolution |  |  | $\pm 30$ | mV |
| Gain error | DAEG | 12-bit resolution |  |  | $\pm 20$ | mV |
| Settling time | DAtset | 12-bit resolution, $\mathrm{CL}=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  |  | (60) | $\mu \mathrm{s}$ |

Remark 1. In the ratings column, values in parentheses are the target design values and therefore are not tested for shipment.
Remark 2. The 12-bit D/A converter characteristics are the values obtained with the configurable amplifier connected.
(2) When positive reference voltage $(+$ ) = internal reference voltage (DACVRF = 1 )
( $\mathrm{TA}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}$, positive reference voltage $\left.(+)=\mathrm{VREFDA}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Resolution | DARES |  |  |  | $(8)$ | bit |
| Internal reference voltage | VREFDA | 8-bit resolution | 1.34 | 1.45 | 1.54 | V |
| Output voltage range | DAOUT | 8-bit resolution | 0.35 |  | VREFDA | V |
| Integral non-linearity error | DAILE | 8-bit resolution |  |  | $\pm 1.0$ | LSB |
| Differential non-linearity <br> error | DADLE | 8-bit resolution |  |  | $\pm 1.0$ | LSB |
| Offset error | DAErr | 8-bit resolution |  |  | $\pm 30$ | mV |
| Gain error | DAEG | 8-bit resolution |  |  | $\pm 20$ | mV |
| Settling time | DAtset | 8-bit resolution, CL $=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  |  | $(60)$ | $\mu \mathrm{m}$ |

Remark 1. In the ratings column, values in parentheses are the target design values and therefore are not tested for shipment.
Remark 2. The 12-bit D/A converter characteristics are the values obtained with the configurable amplifier connected.
Remark 3. Offset error and gain error do not include error in the internal reference voltage.

### 2.6.6 Configurable amplifier

$\left(T_{A}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}, \mathrm{Vcom}=1 / 2 \mathrm{AVDD}$, internally connected voltage follower)
AMP0 configuration SW setting: Positive (+) pin = ANX1, negative (-) pin = ANX0
AMP1 configuration SW setting: Positive (+) pin = ANX3, negative (-) pin = ANX2
AMP2 configuration SW setting: Positive (+) pin = ANX5, negative (-) pin = ANX4

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage | VIn |  | AVss |  | AVdD | V |
| Output voltage | Vol | $\mathrm{IL}=-1 \mathrm{~mA}, \mathrm{AV} \mathrm{DD}=2.7$ to 5.5 V |  | $\begin{gathered} \text { AVss } \\ +0.02 \end{gathered}$ | $\begin{gathered} \text { AVss } \\ +0.07 \end{gathered}$ | V |
|  | Vон | $\mathrm{IL}=1 \mathrm{~mA}, \mathrm{AV} \mathrm{DD}=2.7$ to 5.5 V | $\begin{gathered} \text { AVDD } \\ -0.15 \end{gathered}$ | $\begin{aligned} & \text { AVDD } \\ & -0.02 \end{aligned}$ |  | V |
| Maximum output current | Iout | $4.5 \mathrm{~V} \leq \mathrm{AVDD} \leq 5.5 \mathrm{~V}$ | $\pm 10$ |  |  | mA |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{AVDD} \leq 5.5 \mathrm{~V}$ | $\pm 5$ |  |  | mA |
| Input-referred offset voltage | Voff | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text { without trimming } \\ & \mathrm{IL}=0 \mathrm{~mA}, \mathrm{Vcom}=1.0 \mathrm{~V} \end{aligned}$ |  | $\pm 1$ | $\pm 4$ | mV |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text { with trimming } \\ & \mathrm{IL}=0 \mathrm{~mA}, \mathrm{VCOM}=1.0 \mathrm{~V} \end{aligned}$ |  |  | $\pm 0.35$ | mV |
| Temperature coefficient for inputreferred offset voltage | Vотс | $\mathrm{IL}=0 \mathrm{~mA}$ |  | ( $\pm 2$ ) | ( $\pm 8$ ) | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Slew rate | SR1 | Normal mode $\mathrm{CL}=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  | (0.1) |  | V/us |
|  | SR2 | High-speed mode $\mathrm{CL}=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  | (0.8) |  | V/us |
| Gain bandwidth | GBW1 | Normal mode $\mathrm{CL}=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  | (350) |  | kHz |
|  | GBW2 | High-speed mode $C L=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  | (1.8) |  | MHz |
| Phase margin | өM1 | Normal mode $\mathrm{CL}=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  | (70) |  | deg |
|  | өM2 | High-speed mode $\mathrm{CL}=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  | (60) |  | deg |
| Settling time | tset1 | Normal mode $\mathrm{CL}=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  | (20) |  | $\mu \mathrm{s}$ |
|  | tset2 | High-speed mode $\mathrm{CL}=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  | (10) |  | $\mu \mathrm{s}$ |
| Peak-to-peak voltage noise | Enb | $0.1 \text { to } 10 \mathrm{~Hz}$ <br> Normal mode $\mathrm{CL}=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  | (2.0) |  | $\mu \mathrm{Vrms}$ |
| Input-referred noise | En | $\mathrm{f}=1 \mathrm{kHz},$ <br> Normal mode $\mathrm{CL}=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  | (70) |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| Common mode rejection ratio | CMRR | $\mathrm{f}=1 \mathrm{kHz}, \mathrm{CL}=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  | (70) |  | dB |
| Power supply rejection ratio | PSRR | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{AVDD} \leq 5.5 \mathrm{~V} \\ & \mathrm{f}=1 \mathrm{kHz}, \mathrm{CL}=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega \end{aligned}$ |  | (62) |  | dB |

(Remarks are listed on the next page.)

Remark 1. In the ratings column, values in parentheses are the target design values and therefore are not tested for shipment.
Remark 2. The TYP. conditions are the conditions when $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{AVDD}=5.0 \mathrm{~V}$.
Remark 3. Unless otherwise specified, offset trimming has proceeded.
Remark 4. Unless otherwise specified, values are for operation in normal mode.

### 2.6.7 POR characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-\mathbf{4 0}\right.$ to $\left.+105^{\circ} \mathrm{C}, \mathrm{Vss}=\mathbf{0} \mathrm{V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| Power on/down reset threshold | VPOR | Voltage threshold on VDD rising | 1.48 | 1.56 | 1.62 | V |
|  | VPDR | Voltage threshold on VDD falling Note 1 | 1.47 | 1.55 | 1.61 | V |
| Minimum pulse width Note 2 | TPW |  | 300 |  |  | $\mu \mathrm{~s}$ |

Note 1. However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the external reset pin before the voltage falls below the operating voltage range shown in 2.4 AC Characteristics.
Note 2. Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPOR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).


### 2.6.8 LVD characteristics

(1) LVD detection voltage in reset mode and interrupt mode
( $\mathrm{TA}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, \mathrm{VPDR} \leq \mathrm{AVDD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}, \mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter |  | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage detection threshold | Supply voltage level | VLVDo | Rising edge | 4.62 | 4.74 | 4.84 | V |
|  |  |  | Falling edge | 4.52 | 4.64 | 4.74 | V |
|  |  | VLVD1 | Rising edge | 4.50 | 4.62 | 4.72 | V |
|  |  |  | Falling edge | 4.40 | 4.52 | 4.62 | V |
|  |  | VLVD2 | Rising edge | 4.30 | 4.42 | 4.51 | V |
|  |  |  | Falling edge | 4.21 | 4.32 | 4.41 | V |
|  |  | VLVD3 | Rising edge | 3.13 | 3.22 | 3.29 | V |
|  |  |  | Falling edge | 3.07 | 3.15 | 3.22 | V |
|  |  | VLVD4 | Rising edge | 2.95 | 3.02 | 3.09 | V |
|  |  |  | Falling edge | 2.89 | 2.96 | 3.02 | V |
|  |  | VLVD5 | Rising edge | 2.74 | 2.81 | 2.87 | V |
|  |  |  | Falling edge | 2.68 | 2.75 | 2.81 | V |
|  |  | VLVD6 | Rising edge | 2.55 | 2.61 | 2.67 | V |
|  |  |  | Falling edge | 2.49 | 2.55 | 2.61 | V |
| Minimum pulse width |  | tLW |  | 300 |  |  | $\mu \mathrm{s}$ |
| Detection delay time |  |  |  |  |  | 300 | $\mu \mathrm{S}$ |

(2) LVD detection voltage in interrupt \& reset mode
( $\mathrm{TA}=-40$ to $+105^{\circ} \mathrm{C}, \mathrm{VPDR} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage detection threshold | Vlvdd6 | VPOC2, VPOC1, VPOC0 $=0,0,0$, falling reset voltage |  | 2.49 | 2.55 | 2.61 | V |
|  | VLVDD4 | LVIS1, LVIS0 = 0, 1 | Rising release reset voltage | 2.95 | 3.02 | 3.09 | V |
|  |  |  | Falling interrupt voltage | 2.89 | 2.96 | 3.02 | V |
|  | VLVDD3 | LVIS1, LVIS0 = 0, 0 | Rising release reset voltage | 3.13 | 3.22 | 3.29 | V |
|  |  |  | Falling interrupt voltage | 3.07 | 3.15 | 3.22 | V |
|  | VlvDD5 | VPOC2, VPOC1, VPOC0 $=0,0,1$, falling reset voltage |  | 2.68 | 2.75 | 2.81 | V |
|  | VLVDD2 | LVIS1, LVIS0 $=0,0$ | Rising release reset voltage | 4.30 | 4.42 | 4.51 | V |
|  |  |  | Falling interrupt voltage | 4.21 | 4.32 | 4.41 | V |
|  | VLVDD5 | VPOC2, VPOC1, VPOC0 $=0,1,0$, falling reset voltage |  | 2.68 | 2.75 | 2.81 | V |
|  | VLVDD1 | LVIS1, LVIS0 $=0,0$ | Rising release reset voltage | 4.50 | 4.62 | 4.72 | V |
|  |  |  | Falling interrupt voltage | 4.40 | 4.52 | 4.62 | V |
|  | VLVDD5 | VPOC2, VPOC1, VPOC0 $=0,1,1$, falling reset voltage |  | 2.68 | 2.75 | 2.81 | V |
|  | VLVDD3 | LVIS1, LVIS0 = 0, 1 | Rising release reset voltage | 3.13 | 3.22 | 3.29 | V |
|  |  |  | Falling interrupt voltage | 3.07 | 3.15 | 3.22 | V |
|  | VLVDDO | LVIS1, LVIS0 = 0, 0 | Rising release reset voltage | 4.62 | 4.74 | 4.84 | V |
|  |  |  | Falling interrupt voltage | 4.52 | 4.64 | 4.74 | V |

### 2.6.9 Power supply voltage rising slope characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-\mathbf{4 0}\right.$ to $\left.+105^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :--- | :--- | :--- | :--- | :---: | :---: |
| Power supply voltage rising slope | SVDD |  |  |  | 50 | $\mathrm{~V} / \mathrm{ms}$ |

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until VDD reaches the operating voltage range shown in 2.4 AC Characteristics.

### 2.7 RAM Data Retention Characteristics

$\left(\mathrm{TA}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}\right)$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data retention supply voltage | VDDDR |  | 1.47 Notes 1,2 |  | 5.5 | V |

Note 1. The value depends on the POR detection voltage. When the voltage drops, the RAM data is retained before a POR reset is effected, but RAM data is not retained when a POR reset is effected.
Note 2. Enter STOP mode before the supply voltage falls below the recommended operating voltage.


### 2.8 Flash Memory Programming Characteristics

( $\mathrm{T}_{\mathrm{A}}=-\mathbf{4 0}$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, AVss = Vss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System clock frequency | fclk | $2.4 \mathrm{~V} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}$ | 1 |  | 32 | MHz |
| Number of code flash rewrites Notes 1, 2, 3 | Cerwr | Retained for 20 years $\mathrm{TA}=85^{\circ} \mathrm{C} \text { Note } 4$ | 1,000 |  |  | Times |
| Number of data flash rewrites Notes 1, 2, 3 |  | Retained for 1 year $\mathrm{TA}=25^{\circ} \mathrm{C} \text { Note } 4$ |  | 1,000,000 |  |  |
|  |  | Retained for 5 years $\mathrm{TA}=85^{\circ} \mathrm{C}^{\text {Note }} 4$ | 100,000 |  |  |  |
|  |  | Retained for 20 years $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C} \text { Note } 4$ | 10,000 |  |  |  |

Note 1. 1 erase +1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.
Note 2. When using flash memory programmer and Renesas Electronics self-programming library
Note 3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
Note 4. This temperature is the average value at which data are retained.

### 2.9 Dedicated Flash Memory Programmer Communication (UART)

$\left(\mathrm{TA}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Transfer rate |  | During serial programming | 115,200 |  | $1,000,000$ | bps |

### 2.10 Timing for Switching Flash Memory Programming Modes

$\left(\mathrm{TA}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| How long from when an external reset ends until the initial communication settings are specified | tsulnit | POR and LVD reset must end before the external reset ends. |  |  | 100 | ms |
| How long from when the TOOLO pin is placed at the low level until an external reset ends | tsu | POR and LVD reset must end before the external reset ends. | 10 |  |  | $\mu \mathrm{S}$ |
| How long the TOOLO pin must be kept at the low level after an external reset ends <br> (excluding the processing time of the firmware to control the flash memory) | tHD | POR and LVD reset must end before the external reset ends. | 1 |  |  | ms |


$<1>$ The low level is input to the TOOL0 pin.
$<2>$ The external reset ends (POR and LVD reset must end before the external reset ends).
$<3>$ The TOOLO pin is set to the high level.
$<4>$ Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuinit. The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external resets end.
tsu: How long from when the TOOLO pin is placed at the low level until a pin reset ends
thD: How long to keep the TOOLO pin at the low level from when the external resets end (excluding the processing time of the firmware to control the flash memory)

## 3. ELECTRICAL SPECIFICATIONS (M: TA $=-40$ to $+125^{\circ} \mathrm{C}$ )

This chapter describes the electrical specifications for the products " M : Industrial applications ( $\mathrm{TA}_{\mathrm{A}}=-40$ to $+125^{\circ} \mathrm{C}$ )".

Caution 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
Caution 2. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Alternate functions other than AFE in the RL78/I1E User's Manual.
Caution 3. Please contact Renesas Electronics sales office for derating of operation under $\mathrm{TA}_{\mathrm{A}}=+\mathbf{8 5}$ to $+\mathbf{1 2 5}{ }^{\circ} \mathrm{C}$. Derating is the systematic reduction of load for the sake of improved reliability.

Remark The electrical characteristics of the products M: Industrial applications (TA $=-40$ to $+125^{\circ} \mathrm{C}$ ) are different from those of the products "G: Industrial applications". For details, refer to $\mathbf{3 . 1}$ to 3.10.

### 3.1 Absolute Maximum Ratings

## Absolute Maximum Ratings

(1/2)

| Parameter | Symbol | Conditions |  | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | Vdd |  |  | -0.5 to +6.5 | V |
|  | AVDD | $\mathrm{AVDD}=\mathrm{VDD}$ |  | -0.5 to +6.5 | V |
|  | AVss | AVss = Vss |  | -0.5 to +0.3 | V |
| REGC pin input voltage | Viregc | REGC |  | $\begin{gathered} -0.3 \text { to }+2.8 \\ \text { and }-0.3 \text { to VDD }+0.3 \text { Note } 1 \end{gathered}$ | V |
| REGA pin input voltage | Virega | REGA |  | $-0.3 \text { to }+2.8$ <br> and -0.3 to AVDD +0.3 Note 2 | V |
| Input voltage | V11 | $\frac{\mathrm{P} 10 \text { to } \mathrm{P} 15, \mathrm{P} 40, \mathrm{P} 121, \mathrm{P} 122, \mathrm{P} 137, \text { EXCLK, }}{\mathrm{RESET}}$ |  | -0.3 to VDD +0.3 Note 3 | V |
| Alternate-function pin input voltage | VI2 | P16, P17, P41, P42 <br> (36-pin products only) | Digital input voltage | -0.3 to VDD + 0.3 Note 3 | V |
|  |  |  | Analog input voltage | -0.3 to AVDD + 0.3 Note 3 | V |
| Analog input voltage | VIA | PGAOP to PGA3P, PGA0N to PGA3N, ANIO to ANI9, ANX0 to ANX5 |  | -0.3 to AVDD +0.3 Note 3 | V |
| Output voltage | Vo1 | P10 to P15, P40 |  | -0.3 to VDD + 0.3 Note 3 | V |
| Alternate-function pin output voltage | Vo2 | P16, P17, P41, P42 <br> (36-pin products only) | Digital output voltage | -0.3 to VDD + 0.3 Note 3 | V |
|  |  |  | Analog output voltage | -0.3 to AVDD + 0.3 Note 3 | V |
| Analog output voltage | VoA | SBIAS, AMP00 to AMP2O, ANX0 to ANX5 |  | -0.3 to AVDD + 0.3 Note 3 | V |

Note 1. Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
Note 2. Connect the REGA pin to AVss via a capacitor ( $0.22 \mu \mathrm{~F})$. This value regulates the absolute maximum rating of the REGA pin. Do not use this pin with voltage applied to it.
Note 3. Must be 6.5 V or lower.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
Remark 2. Vss is used as the reference voltage.

## Absolute Maximum Ratings

| Parameter | Symbol | Conditions |  | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output current, high | IOH 1 | Per pin | P10 to P17, P40 to P42 | -40 | mA |
|  |  | Total of all pins | P10 to P17, P41, P42 Note | -100 | mA |
| Analog output current, high | ІонA | Per pin | AMP00 to AMP2O | -12 | mA |
|  |  |  | ANX0 to ANX5 | -0.12 | mA |
|  |  | Total of all pins | AMP00 to AMP2O, ANX0 to ANX5 | -18 | mA |
| Output current, low | IOL1 | Per pin | P10 to P17, P40 to P42 | 40 | mA |
|  |  | Total of all pins | P10 to P17, P41, P42 Note | 100 | mA |
| Analog output current, low | Iola | Per pin | AMP00 to AMP2O | 12 | mA |
|  |  |  | ANX0 to ANX5 | 0.12 | mA |
|  |  | Total of all pins | AMP00 to AMP2O, ANX0 to ANX5 | 18 | mA |
| Operating ambient temperature | TA | In normal operation mode |  | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
|  |  | In flash memory programming mode |  |  |  |
| Storage temperature | Tstg |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Note $\quad$ This indicates the total current value when P16, P17, P41, and P42 are used as digital input pins.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
Remark 2. Vss is used as the reference voltage.

### 3.2 Oscillator Characteristics

### 3.2.1 X1 characteristics

( $\mathrm{TA}=-40$ to $+125^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )

| Parameter | Resonator | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X1 clock oscillation frequency (fx) Note | Ceramic resonator/ crystal resonator | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 1.0 |  | 20.0 | MHz |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ | 1.0 |  | 16.0 |  |

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time.
Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator, refer to 5.4 System Clock Oscillator in the RL78/I1E User's Manual..

### 3.2.2 On-chip oscillator characteristics

( $\mathrm{TA}=-40$ to $+125^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-speed on-chip oscillator clock frequency <br> Notes 1, 2 | fIH | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 1 |  | 24 | MHz |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ | 1 |  | 16 | MHz |
| High-speed on-chip oscillator clock frequency accuracy |  | -40 to $+105^{\circ} \mathrm{C}$ | -2.0 |  | +2.0 | \% |
|  |  | +105 to $+125^{\circ} \mathrm{C}$ | -3.0 |  | +3.0 | \% |
| Low-speed on-chip oscillator clock frequency | fil |  |  | 15 |  | kHz |
| Low-speed on-chip oscillator clock frequency accuracy |  |  | -15 |  | +15 | \% |

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 3 of the option byte $(000 \mathrm{C} 2 \mathrm{H})$ and bits 0 to 2 of the HOCODIV register.
Note 2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.

### 3.2.3 PLL characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+125^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PLL output frequencyNotes 1, 2, 3 | fpLL | $\mathrm{fmx}=8 \mathrm{MHz}$ | DSFRDIV = 0 | DSCM = 0 |  | 48 |  | MHz |
|  |  |  | DSFRDIV = 1 | DSCM $=0$ |  | 24 |  | MHz |
|  |  |  |  | DSCM = 1 |  | 32 |  | MHz |
|  |  | $\mathrm{fmx}=4 \mathrm{MHz}$ | DSFRDIV $=0$ | DSCM $=0$ |  | 24 |  | MHz |
|  |  |  |  | DSCM = 1 |  | 32 |  | MHz |
| Lockup wait time |  | Time from when PLL output is enabled to when the phase is locked |  |  | 40 |  |  | $\mu \mathrm{s}$ |
| Interval wait time |  | Time from when the PLL stops operating to when the setting to start PLL operation is specified |  |  | 4 |  |  | $\mu \mathrm{s}$ |
| Setup wait time |  | Time required from when the PLL input clock stabilizes and the PLL setting is determined to when the PLL is activated |  |  | 1 |  |  | $\mu \mathrm{s}$ |

Note 1. When using a PLL, input a clock of 4 MHz or 8 MHz to the PLL.
Note 2. Be sure to specify one of these settings when using a PLL.
Note 3. When using the PLL output as the CPU clock, $\mathrm{f}_{\mathrm{IH}}$ is divided by 2, 4, or 8 according to the setting of the RDIV1 and RDIV0 bits.

### 3.3 DC Characteristics

### 3.3.1 Pin characteristics

( $\mathrm{TA}=-40$ to $+125^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )

| Item | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output current, high Note 1 | $\mathrm{IOH1}$ | Per pin for P10 to P17 and P40 to P42 Note 2 | $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | -3.0 Note 3 | mA |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<4.0 \mathrm{~V}$ |  |  | -1.0 Note 3 | mA |
|  |  | Total of P10 to P17, P41, and P42 Note 3 <br> (When duty $\leq 70 \%$ Note 4 ) | $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | -30.0 | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD}<4.0 \mathrm{~V}$ |  |  | -19.0 | mA |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ |  |  | -10.0 | mA |
| Output current, low Note 1 | IOL1 | Per pin for P10 to P17 and P40 to P42 Note 2 | $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | 8.5 Note 3 | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD}<4.0 \mathrm{~V}$ |  |  | 1.5 Note 3 | mA |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ |  |  | 0.6 Note 3 | mA |
|  |  | Total of P10 to P17, P41, and P42 Note 2 <br> (When duty $\leq 70 \%$ Note 4 ) | $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | 40.0 | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD}<4.0 \mathrm{~V}$ |  |  | 35.0 | mA |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ |  |  | 20.0 | mA |

Note 1. Value of current at which the device operation is guaranteed even if the current flows from the VDD pin to an output pin.
Note 2. This indicates the total current value when P16, P17, P41, and P42 are used as digital I/O ports. When using these pins as analog function (AFE) pins, refer to 3.1 Absolute Maximum Ratings.
Note 3. Do not exceed the total current value.
Note 4. Specification under conditions where the duty factor $\leq 70 \%$.
The output current value that has changed to the duty factor $>70 \%$ the duty ratio can be calculated with the following expression (when changing the duty factor from $70 \%$ to $n \%$ ).

- Total output current of pins $=(\mathrm{IOH} \times 0.7) /(\mathrm{n} \times 0.01)$

Example: $\quad n=80 \%$ when Іон $=-10.0 \mathrm{~mA}$
Total output current of pins $=(-10.0 \times 0.7) /(80 \times 0.01) \approx-8.7 \mathrm{~mA}$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

## Caution P10 to P15 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

| $\left(\mathrm{TA}=-40\right.$ to $\left.+125^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{AVSS}=\mathrm{VsS}=0 \mathrm{~V}\right)$ |  |  |  |  |  |  | $(2 / 3)$ <br> Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Item | Symbol |  | Conditions | MIN. | TYP. | MAX. |  |
| Input voltage, high | VIH1 | P10 to P17 and P40 to P42 | Normal input buffer | 0.8 VDD |  | VDD | V |
|  | VIH2 | $\begin{aligned} & \text { P11, P12, P14, } \\ & \text { P15 } \end{aligned}$ | TTL input buffer, $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 2.2 |  | VDD | V |
|  |  |  | TTL input buffer, 3.3 V | 2.0 |  | VDD | V |
|  |  |  | TTL input buffer, 2.4 V | 1.28 |  | VDD | V |
|  | VIH3 | P121, P122, P137, EXCLK, $\overline{\text { RESET }}$ |  | 0.8 VDD |  | VDD | V |
| Input voltage, Iow | VIL1 | P10 to P17 and P40 to P42 | Normal input buffer | 0 |  | 0.2 VDD | V |
|  | VIL2 | $\begin{aligned} & \text { P11, P12, P14, } \\ & \text { P15 } \end{aligned}$ | TTL input buffer, $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 0 |  | 0.8 | V |
|  |  |  | TTL input buffer, $3.3 \mathrm{~V} \leq \mathrm{VDD}<4.0 \mathrm{~V}$ | 0 |  | 0.5 | V |
|  |  |  | TTL input buffer, $2.4 \mathrm{~V} \leq \mathrm{VDD}<3.3 \mathrm{~V}$ | 0 |  | 0.32 | V |
|  | VIL3 | P121, P122, P137, EXCLK, $\overline{\text { RESET }}$ |  | 0 |  | 0.2 VDD | V |
| Output voltage, high | Vor1 | P10 to P17 and P40 to P42 | $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\mathrm{IOH} 1=-3.0 \mathrm{~mA}$ | VDD - 0.7 |  |  | V |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\mathrm{IOH} 1=-1.0 \mathrm{~mA}$ | VDD - 0.5 |  |  | V |
| Output voltage, low | Vol1 | P10 to P17 and P40 to P42 | $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, IOL1 $=8.5 \mathrm{~mA}$ |  |  | 0.7 | V |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, IOL1 $=1.5 \mathrm{~mA}$ |  |  | 0.5 | V |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, IoL1 $=0.6 \mathrm{~mA}$ |  |  | 0.4 | V |

Caution The maximum ViH value on P10 to P15 is Vdd, even in the N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

| Item | Symbol | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input leakage current, high | ILIH1 | P10 to P17, and P40 to P42 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V} \mathrm{VD}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
|  | ILIH2 | P137, $\overline{\text { RESET }}$ | $V_{I}=V_{D D}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
|  | ILIH3 | P121, P122 (X1, X2, EXCLK) | $V_{I}=V_{D D}$ | In input port mode or when using external clock input |  |  | 1 | $\mu \mathrm{A}$ |
|  |  |  |  | When a resonator is connected |  |  | 10 | $\mu \mathrm{A}$ |
| Input leakage current, low | ILIL1 | P10 to P17, and P40 to P42 | $\mathrm{V}_{1}=\mathrm{V}^{\text {ss }}$ |  |  |  | -1 | $\mu \mathrm{A}$ |
|  | ILIL2 | P137, $\overline{\text { RESET }}$ | $V_{1}=V_{s s}$ |  |  |  | -1 | $\mu \mathrm{A}$ |
|  | ILIL3 | P121, P122 (X1, X2, EXCLK) | V I $=\mathrm{Vss}$ | In input port mode or when using external clock input |  |  | -1 | $\mu \mathrm{A}$ |
|  |  |  |  | When a resonator is connected |  |  | -10 | $\mu \mathrm{A}$ |
| On-chip pull-up resistance | Ru | P10 to P15, P40 | $\mathrm{V}_{\mathrm{\prime}}=\mathrm{Vss}$, | input port mode | 10 | 20 | 100 | $\mathrm{k} \Omega$ |

[^0]
### 3.3.2 Supply current characteristics

$\left(\mathrm{TA}_{\mathrm{A}}=-\mathbf{4 0}\right.$ to $+125^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss $=0 \mathrm{~V}$ )
(1/2)

| Parameter | Symbol | Conditions |  |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l\|} \hline \text { Supply } \\ \text { current } \\ \text { Note 1 } \end{array}$ | IDD1 | Operating modeNote 2 | froco $=24 \mathrm{MHz}, \mathrm{fmaln}=24 \mathrm{MHz}$ Note 3 | Basic operation | VDD $=5.0 \mathrm{~V}$ |  | 1.7 |  | mA |
|  |  |  |  |  | VDD $=3.0 \mathrm{~V}$ |  | 1.7 |  |  |
|  |  |  | $\mathrm{f}_{\text {Hoco }}=24 \mathrm{MHz}, \mathrm{fmAIN}=24 \mathrm{MHz}$ Note 3 | Normal operation | VDD $=5.0 \mathrm{~V}$ |  | 3.8 | 7.6 | mA |
|  |  |  |  |  | $\mathrm{V} D \mathrm{D}=3.0 \mathrm{~V}$ |  | 3.8 | 7.6 |  |
|  |  |  | $\mathrm{fHOCO}^{\text {a }} 16 \mathrm{MHz}, \mathrm{fmain}=16 \mathrm{MHz}$ Note 3 | Normal operation | $\mathrm{V} D \mathrm{D}=5.0 \mathrm{~V}$ |  | 2.8 | 5.6 |  |
|  |  |  |  |  | V do $=3.0 \mathrm{~V}$ |  | 2.8 | 5.6 |  |
|  |  |  | $\begin{aligned} & \mathrm{fmx}_{\mathrm{mx}}=20 \mathrm{MHz}, \mathrm{fmain}^{2}=20 \mathrm{MHz} \text { Note } 4, \\ & \text { VdD }=5.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 3.3 | 6.5 | mA |
|  |  |  |  |  | Resonator connection |  | 3.5 | 6.6 |  |
|  |  |  | $\begin{aligned} & f m x=20 \mathrm{MHz}, \mathrm{fmain}=20 \mathrm{MHz} \text { Note } 4, \\ & \text { VDD }=3.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 3.3 | 6.5 |  |
|  |  |  |  |  | Resonator connection |  | 3.5 | 6.6 |  |
|  |  |  | $\begin{aligned} & f m x=10 \mathrm{MHz}, f m a i n=10 \mathrm{MHz} \text { Note } 4, \\ & \mathrm{VDD}=5.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 2.0 | 3.9 |  |
|  |  |  |  |  | Resonator connection |  | 2.1 | 4.0 |  |
|  |  |  | $\begin{aligned} & f_{m x}=10 \mathrm{MHz}, \mathrm{fmAin}^{2}=10 \mathrm{MHz} \text { Note } 4, \\ & \mathrm{VDD}=3.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 2.0 | 3.9 |  |
|  |  |  |  |  | Resonator connection |  | 2.1 | 4.0 |  |
|  |  |  | $\begin{aligned} & \mathrm{fmx}=8 \mathrm{MHz}, \mathrm{f}_{\mathrm{mAIN}}=24 \mathrm{MHz} \text { Note } 5, \\ & \mathrm{VDD}=5.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 5.1 | 10.4 | mA |
|  |  |  |  |  | Resonator connection |  | 5.2 | 10.5 |  |
|  |  |  | $\begin{aligned} & f_{M x}=8 \mathrm{MHz}, f \mathrm{fmAlN}=24 \mathrm{MHz} \text { Note } 5 \text {, } \\ & \text { VDD }=3.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 5.1 | 10.4 |  |
|  |  |  |  |  | Resonator connection |  | 5.2 | 10.5 |  |

Note 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the RTC, interval timer, watchdog timer, LVD circuit, AFE, I/O ports, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
Note 2. The relationship between the operation voltage range and the CPU operating frequency is as below.
$2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ @ 1 MHz to 24 MHz $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ @ 1 MHz to 16 MHz
Note 3. When the high-speed system clock is stopped
Note 4. When the high-speed on-chip oscillator and the PLL are stopped
Note 5. When the high-speed on-chip oscillator is stopped and the PLL is operating

Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
Remark 2. fнoco: High-speed on-chip oscillator clock frequency
Remark 3. fMAIN: Main system clock frequency
Remark 4. The temperature condition for the TYP. value is $T_{A}=25^{\circ} \mathrm{C}$
$\left(\mathrm{TA}_{\mathrm{A}}=-\mathbf{4 0}\right.$ to $+125^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}\right)$
(2/2)

| Parameter | Symbol | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current Note 1 | IDD2 <br> Note 2 | HALT mode Note 3 | froco $=24 \mathrm{MHz}$, fmain $=24 \mathrm{MHz}$ Note 4 | $\mathrm{VDD}=5.0 \mathrm{~V}$ |  | 0.44 | 3.42 | mA |
|  |  |  |  | VDD $=3.0 \mathrm{~V}$ |  | 0.44 | 3.42 |  |
|  |  |  | froco $=16 \mathrm{MHz}$, fmain $=16 \mathrm{MHz}$ Note 4 | VDD $=5.0 \mathrm{~V}$ |  | 0.40 | 2.50 |  |
|  |  |  |  | VdD $=3.0 \mathrm{~V}$ |  | 0.40 | 2.50 |  |
|  |  |  |  | Square wave input |  | 0.28 | 2.94 | mA |
|  |  |  |  | Resonator connection |  | 0.49 | 3.08 |  |
|  |  |  | $\mathrm{fmx}^{\prime}=20 \mathrm{MHz}, \mathrm{fmaln}^{\text {a }} 20 \mathrm{MHz}$ Note $5, \mathrm{VDD}=3.0 \mathrm{~V}$ | Square wave input |  | 0.28 | 2.94 |  |
|  |  |  |  | Resonator connection |  | 0.49 | 3.08 |  |
|  |  |  |  | Square wave input |  | 0.19 | 1.54 |  |
|  |  |  |  | Resonator connection |  | 0.30 | 1.63 |  |
|  |  |  | $\mathrm{fmx}^{\prime}=10 \mathrm{MHz}, \mathrm{fmain}^{\text {( }} 10 \mathrm{MHz}$ Note $5, \mathrm{VdD}=3.0 \mathrm{~V}$ | Square wave input |  | 0.19 | 1.54 |  |
|  |  |  |  | Resonator connection |  | 0.30 | 1.63 |  |
|  |  |  | $\mathrm{fmx}^{\prime}=8 \mathrm{MHz}, \mathrm{fmaln}=24 \mathrm{MHz}$ Note $6, \mathrm{VDD}=5.0 \mathrm{~V}$ | Square wave input |  | 0.76 | 3.92 | mA |
|  |  |  |  | Resonator connection |  | 0.86 | 4.04 |  |
|  |  |  |  | Square wave input |  | 0.76 | 3.92 |  |
|  |  |  |  | Resonator connection |  | 0.86 | 4.04 |  |
|  | IDD3 <br> Note 7 | STOP mode | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ |  |  | 0.38 | 1.14 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 0.50 | 1.14 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+50^{\circ} \mathrm{C}$ |  |  | 0.66 | 4.52 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  | 1.04 | 7.98 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  |  | 2.92 | 16.0 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}$ |  |  | 11.0 | 100.0 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ |  |  | 22.0 | 200.0 |  |

Note 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the RTC, interval timer, watchdog timer, LVD circuit, AFE, I/O ports, and on-chip pull-up/pull-down resistors and the current flowing during writing to the data flash.
Note 2. During HALT instruction execution from flash memory
Note 3. The relationship between the operation voltage range and the CPU operating frequency is as below.
$2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 24 MHz
$2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ @ 1 MHz to 16 MHz
Note 4. When the high-speed system clock is stopped
Note 5. When the high-speed on-chip oscillator and the PLL are stopped
Note 6. When high-speed on-chip oscillator is stopped and the PLL is operating
Note 7. The MAX. value includes the leakage current in STOP mode.
Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
Remark 2. froco: High-speed on-chip oscillator clock frequency
Remark 3. fmain: Main system clock frequency
Remark 4. The temperature condition for the TYP. value is $\mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, except the operation in STOP mode.

- Peripheral functions
( $\mathrm{TA}_{\mathrm{A}}=-\mathbf{4 0}$ to $+125^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low-speed on-chip oscillator operating current | IFIL Note 1 |  |  |  | 0.20 |  | $\mu \mathrm{A}$ |
| RTC operating current | Irtc Notes 1, 2, 3 | $\mathrm{fmx}=4 \mathrm{MHz}, \mathrm{RTCCL}=00 \mathrm{H}\left(\mathrm{f}_{\mathrm{m}} / 122\right)$ |  |  | 22 |  | $\mu \mathrm{A}$ |
| Interval timer operating current | ${ }_{\text {ITT }}$ Notes 1, 2, 4 | $\mathrm{fmx}=4 \mathrm{MHz}, \mathrm{RTCCL}=00 \mathrm{H}\left(\mathrm{f}_{\mathrm{m}} / 122\right)$ |  |  | 22 |  | $\mu \mathrm{A}$ |
| Watchdog timer operating current | Iwdt Notes 1, 5, 6 | $\mathrm{fiL}=15 \mathrm{kHz}$ |  |  | 0.22 |  | $\mu \mathrm{A}$ |
| LVD operating current | ILvD Notes 1, 7 |  |  |  | 0.08 |  | $\mu \mathrm{A}$ |
| Self-programming operating current | IFSP Notes 1, 8 |  |  |  | 2.00 | 12.20 | mA |
| BGO operating current | Ibgo Notes 1, 9 |  |  |  | 2.00 | 12.20 | mA |
| SNOOZE operating current | Isnoz Note 1 | A/D converter operation Notes 10, | The mode is performed |  | 0.50 | 1.10 | mA |
|  |  |  | During A/D conversion, $\mathrm{AV}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | 1.20 | 2.04 |  |
|  |  | CSI/UART operation |  |  | 0.70 | 1.54 |  |
|  |  | DTC operation |  |  | 3.10 |  |  |

Note 1. Current flowing to VDD
Note 2. When the high-speed on-chip oscillator is stopped
Note 3. Current flowing only to the real-time clock (RTC). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock is operating in operation mode or HALT mode.
Note 4. Current flowing only to the interval timer. The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the interval timer is operating in operation mode or HALT mode. When the low-speed onchip oscillator is selected, also add IFIL.
Note 5. When the high-speed on-chip oscillator and high-speed system clock are stopped.
Note 6. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator).
The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is operating.
Note 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is operating.
Note 8. Current flowing during self-programming
Note 9. Current flowing during writing to the data flash
Note 10. The current flowing into the AVDD is included.

Remark 1. $f m x$ : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
Remark 2. fiL: Low-speed on-chip oscillator clock frequency
Remark 3. The temperature condition for the TYP. value is $T_{A}=25^{\circ} \mathrm{C}$

- AFE functions
( $\mathrm{TA}=-40$ to $+125^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 24-bit $\Delta \Sigma \mathrm{A} / \mathrm{D}$ converter operating current | IdSAD | Normal mode Notes 1, 2 <br> Circuits that operate: ABGR, REGA, SBIAS, VREFAMP, PGA, 24-bit $\Delta \Sigma$ A/D converter, and digital filter Differential input mode $\begin{aligned} & \mathrm{OSR}=256 \\ & \text { SBIAS Iout }=0 \mathrm{~mA} \end{aligned}$ |  | 0.94 | 1.46 | mA |
|  |  | Low power mode Notes 1, 2 <br> Circuits that operate: ABGR, REGA, SBIAS, VREFAMP, PGA, 24-bit $\Delta \Sigma$ A/D converter, and digital filter Differential input mode $\begin{aligned} & \text { OSR }=256 \\ & \text { SBIAS lout }=0 \mathrm{~mA} \end{aligned}$ |  | 0.60 | 0.91 | mA |
| 10-bit A/D converter operating current | I ${ }_{\text {d }}$ | During conversion at the highest speed Notes 1, 2 $A V_{D D}=5.0 \mathrm{~V}$ |  | 1.30 | 1.70 | mA |
| Configurable amplifier operating current | Iamp | Normal mode Notes 1, 2 <br> Circuits that operate: ABGR and configurable amplifier $\mathrm{IL}=0 \mathrm{~mA}$ <br> Per channel |  | 0.13 | 0.24 | mA |
|  |  | High-speed mode Notes 1, 2 <br> Circuits that operate: ABGR and configurable amplifier $\mathrm{IL}=0 \mathrm{~mA}$ <br> Per channel |  | 0.30 | 0.45 | mA |
| 12-bit D/A converter operating current | Idac | When $A V_{D D}$ and $A V_{s s}$ are selected as the reference voltage Notes 1, 2 <br> Circuits that operate: ABGR and internal reference voltage (VREFDA) |  | 0.61 | 0.97 | mA |

Note 1. Current flowing to AVDD
Note 2. Current flowing only to the circuits that operate shown in the Conditions column.

### 3.4 AC Characteristics

$\left(\mathrm{TA}_{\mathrm{A}}=-40\right.$ to $+125^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}\right)$

| Items | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction cycle (minimum instruction execution time) | Tcy | Main system clock (fmain) operation | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 0.04167 |  | 1 | $\mu \mathrm{s}$ |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ | 0.0625 |  | 1 | $\mu \mathrm{s}$ |
|  |  | In the self-programming mode | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 0.04167 |  | 1 | $\mu \mathrm{s}$ |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ | 0.0625 |  | 1 | $\mu \mathrm{s}$ |
| External system clock frequency | fex | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | 1.0 |  | 20.0 | MHz |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ |  | 1.0 |  | 8.0 | MHz |
| External system clock input high-level width, low-level width | $\begin{aligned} & \text { tEXH, } \\ & \text { tEXL } \end{aligned}$ | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | 24 |  |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ |  | 60 |  |  | ns |
| TIOO to TI03, TI10, TI11 input high-level width, low-level width | ttil, tTIL |  |  | 1/fmCk + 10 |  |  | ns |
| Timer RJ input cycle | fc | TRJIOO | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 100 |  |  | ns |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ | 300 |  |  | ns |
| Timer RJ input highlevel width, low-level width | tтJIH, tTJIL | TRJIOO | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 40 |  |  | ns |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ | 120 |  |  | ns |
| Timer RG input highlevel width, low-level width | ttGIH, <br> tTGIL | TRGIOA, TRGIOB |  | 2.5/fCLK |  |  | ns |
| TO00 to TO03, TO10, TO11, TRJIOO, TRJOO, TRGIOA, TRGIOB output frequency | fto |  | $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | 12 | MHz |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 4.0 \mathrm{~V}$ |  |  | 6 | MHz |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ |  |  | 3 | MHz |
| PCLBUZO output frequency | fPCL |  | $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | 12 | MHz |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 4.0 \mathrm{~V}$ |  |  | 6 | MHz |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ |  |  | 3 | MHz |
| Interrupt input highlevel width, low-level width | tINTH, tINTL | INTP1 to INTP7 |  | 1 |  |  | $\mu \mathrm{s}$ |
| $\overline{\text { RESET }}$ low-level width | tRSL |  |  | 10 |  |  | $\mu \mathrm{s}$ |

Remark fМск: Timer array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of timer mode register mn (TMRmn). m: Unit number ( $m=0,1$ ), $n$ : Channel number ( $\mathrm{n}=0$ to 3 ))

Minimum Instruction Execution Time During Main System Clock Operation

Tcy vs VdD


Supply voltage VDD [V]

AC Timing Test Points


External System Clock Timing


TI/TO Timing

TIOO to TI03, TI10, TI11


TO00 to TO03, TO10, TI11,
TRJIOO, TRJOO,
TRGIOA, TRGIOB



Interrupt Request Input Timing

$\overline{\text { RESET }}$ Input Timing


### 3.5 Peripheral Functions Characteristics

AC Timing Test Points


### 3.5.1 Serial array unit

(1) During communication at same potential (UART mode)
( $\mathrm{TA}=-40$ to $+125^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )

| Parameter | Symbol | Conditions | HS (high-speed main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| Transfer rate Note 1 |  |  |  | fmck/12 | bps |
|  |  | Theoretical value of the maximum transfer rate fMCK $=$ fCLK Note 2 |  | 2.0 | Mbps |

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.
Note 2. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are:

$$
\begin{aligned}
& 24 \mathrm{MHz}(2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}) \\
& 16 \mathrm{MHz}(2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V})
\end{aligned}
$$

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register $g$ (PIMg) and port output mode register $g$ (POMg).

UART mode connection diagram (during communication at same potential)


UART mode bit width (during communication at same potential) (reference)


Remark 1. $\mathrm{q}:$ UART number $(\mathrm{q}=0,1), \mathrm{g}:$ PIM or POM number $(\mathrm{g}=1)$
Remark 2. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
n : Channel number ( $\mathrm{mn}=00$ to 03 ) )
(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) ( $\mathrm{TA}=-40$ to $+125^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )

| Parameter | Symbol | Conditions |  | HS (high-speed main) mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. |  |
| SCKp cycle time | tkcy1 | $\mathrm{tkč1}^{\text {2 }}$ 4/fcLk | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 333 |  | ns |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 666 |  | ns |
| SCKp high-/low-level width | tkH1, $^{\text {tKL1 }}$ | $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | tксу1/2-24 $^{\text {- }}$ |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | tксү1/2-36 |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | tкcy $1 / 2-76^{\text {a }}$ |  | ns |
| SIp setup time (to SCKp $\uparrow$ ) Note 1 | tsik1 | $4.0 \mathrm{~V} \leq \mathrm{VDD}^{\mathrm{D}} \leq 5.5 \mathrm{~V}$ |  | 66 |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 66 |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  | 113 |  | ns |
| SIp hold time (from SCKp $\uparrow$ ) Note 1 | tksı1 |  |  | 38 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp output Note 2 | tksol | $\mathrm{C}=30 \mathrm{pF}$ Not |  |  | 66.6 | ns |

Note 1. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The Slp setup time becomes "to SCKpl" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0 . The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn = 0 and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
Note 2. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
Note 3. $\quad \mathrm{C}$ is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register $g$ ( PIMg ) and port output mode register g ( POMg ).

Remark 1. $\mathrm{p}: \mathrm{CSI}$ number $(\mathrm{p}=00,01)$, m : Unit number $(\mathrm{m}=0)$, n : Channel number $(\mathrm{n}=0,1)$,
g : PIM number $(\mathrm{g}=1)$
Remark 2. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n : Channel number $(\mathrm{mn}=00,01)$ )
(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)
( $\mathrm{TA}=-40$ to $+125^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss $=\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (high-speed main) mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. |  |
| SCKp cycle time Note 1 | tkcy2 | $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 20 MHz < $\mathrm{fmск}$ | 16/fмск |  | ns |
|  |  |  | $\mathrm{f}_{\text {MCK }} \leq 20 \mathrm{MHz}$ | 12/fmск |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 16 MHz < $\mathrm{fmCk}^{\text {c }}$ | 16/fмск |  | ns |
|  |  |  | $\mathrm{fmCK} \leq 16 \mathrm{MHz}$ | 12/fмск |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | 12/fмск and 1000 |  | ns |
| SCKp high-/low-level width | tкH2, tкL2 | $4.0 \mathrm{~V} \leq \mathrm{VDD}^{5} 5.5 \mathrm{~V}$ |  | $\mathrm{tkcy2}^{\text {/2-14 }}$ |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | $\mathrm{tkcy2}^{\text {/2-16 }}$ |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | tксү2/2-36 |  | ns |
| SIp setup time (to SCKp $\uparrow$ ) Note 2 | tsik2 | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | 1/fмск + 40 |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 1/fмск +60 |  | ns |
| SIp hold time (from SCKp $\uparrow$ ) Note 2 | tkSI2 |  |  | 1/fмск +62 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp output Note 3 | tkso2 | C $=30 \mathrm{pF}$ Note 4 | $2.7 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 2/fмск +66 | ns |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 2/fмск +113 | ns |
| $\overline{\text { SSIOO }}$ setup time | tssik | DAPmn $=0$ | $2.7 \mathrm{~V} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}$ | 240 |  | ns |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 400 |  | ns |
|  |  | DAPmn = 1 | $2.7 \mathrm{~V} \leq \mathrm{V} \mathrm{dD} \leq 5.5 \mathrm{~V}$ | 1/f меск +240 |  | ns |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}^{5} 5.5 \mathrm{~V}$ | 1/fмекх +400 |  | ns |
| $\overline{\text { SSIOO }}$ hold time | tkssı | DAPmn $=0$ | $2.7 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 1/f мекк $^{+240}$ |  | ns |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 1/f мекк +400 |  | ns |
|  |  | DAPmn $=1$ | $2.7 \mathrm{~V} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}$ | 240 |  | ns |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 400 |  | ns |

Note 1. The maximum transfer rate in the SNOOZE mode is 1 Mbps .
Note 2. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The Slp setup time becomes "to SCKpl" when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$. The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn = 0 and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
Note 3. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn $=1$ and CKPmn $=0$.
Note 4. C is the load capacitance of the SOp output lines.

Caution Select the normal input buffer for the SIp and SCKp pins and the normal output mode for the SOp pin by using port input mode register $g$ ( PIMg ) and port output mode register $g(\mathrm{POMg})$.

Remark 1. p: CSI number $(p=00,01)$, $m$ : Unit number $(m=0)$, $n$ : Channel number $(n=0,1)$, $g$ : PIM number $(g=1)$
Remark 2. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n : Channel number $(\mathrm{mn}=00,01)$ )

## CSI mode connection diagram (during communication at same potential)



CSI mode connection diagram (during communication at same potential) (Slave Transmission of slave select input function (CSIOO))

| SCKOOSLOORL78 microcontroller | SCK |
| :---: | :---: |
|  |  |
|  | So |
|  | User's device |
| SO00 | SI |
| $\overline{\text { SSIOO }}$ | $\overline{\text { SSO }}$ |

Remark 1. p : CSI number $(\mathrm{p}=00,01)$
Remark 2. $m$ : Unit number, n : Channel number $(m n=00,01)$

CSI mode serial transfer timing (during communication at same potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn =1.)


CSI mode serial transfer timing (during communication at same potential)
(When DAPmn = 0 and CKPmn =1, or DAPmn = 1 and CKPmn = 0.)


Remark 1. p : CSI number $(\mathrm{p}=00,01)$
Remark 2. $m$ : Unit number, n : Channel number $(m n=00,01)$
(4) During communication at same potential (simplified ${ }^{2} \mathrm{C}$ mode)
( $\mathrm{TA}=-40$ to $+125^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )

| Parameter | Symbol | Conditions | HS (high-speed main) mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| SCLr clock frequency | fscl | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 400 Note 1 | kHz |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=3 \mathrm{k} \Omega \end{aligned}$ |  | 100 Note 1 | kHz |
| Hold time when SCLr = "L" | tıow | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{VDD}^{\mathrm{V}} 55.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 1200 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=3 \mathrm{k} \Omega \end{aligned}$ | 4600 |  | ns |
| Hold time when SCLr = "H" | thigh | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 1200 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=3 \mathrm{k} \Omega \end{aligned}$ | 4600 |  | ns |
| Data setup time (reception) | tsu: DAT | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | $\begin{gathered} 1 / \text { fмск }+220 \\ \text { Note } 2 \end{gathered}$ |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=3 \mathrm{k} \Omega \end{aligned}$ | $\begin{gathered} 1 / \text { fмск }+580 \\ \text { Note } 2 \end{gathered}$ |  | ns |
| Data hold time (transmission) | thd: DAT | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 0 | 770 | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=3 \mathrm{k} \Omega \end{aligned}$ | 0 | 1420 | ns |

Note 1. The value must also be equal to or less than fмск/4.
Note 2. Set the fmck value to keep the hold time of $\operatorname{SCLr}=$ "L" and $S C L r=$ "H".

Caution Select the normal input buffer and the N-ch open drain output (VdD tolerance) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register $g$ ( PIMg ) and port output mode register $h$ (POMh).
(Remarks are listed on the next page.)

## Simplified $\mathrm{I}^{2} \mathrm{C}$ mode connection diagram (during communication at same potential)



Simplified $\mathrm{I}^{2} \mathrm{C}$ mode serial transfer timing (during communication at same potential)


Remark 1. $\mathrm{Rb}[\Omega]$ : Communication line (SDAr) pull-up resistance, $\mathrm{Cb}[\mathrm{F}]$ : Communication line (SDAr, SCLr) load capacitance
Remark 2. $r$ : IIC number $(r=00,01)$, $g$ : PIM number $(g=1)$, $h$ : POM number $(h=1)$
Remark 3. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number ( $m=0$ ),
n : Channel number $(\mathrm{n}=0,1), \mathrm{mn}=00,01)$
(5) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (UART mode)
( $\mathrm{TA}=-40$ to $+125^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (high-speed main) mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. |  |
| Transfer rate |  | Reception | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V} \\ & \begin{array}{l} \text { Theoretical value of the maximum transfer } \\ \text { rate } \\ \mathrm{f}_{\mathrm{Mck}}=\mathrm{fcLk} \text { Note } 2 \end{array} \end{aligned}$ |  | $\mathrm{fmck}_{\text {/12 }}$ Note 1 | bps |
|  |  |  |  |  | 2.0 | Mbps |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}$ <br> Theoretical value of the maximum transfer rate <br> $\mathrm{fmck}=\mathrm{f}_{\mathrm{CLK}}$ Note 2 |  | $\mathrm{fmck} / 12^{\text {Note }} 1$ | bps |
|  |  |  |  |  | 2.0 | Mbps |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}^{\mathrm{D}}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}$ <br> Theoretical value of the maximum transfer rate <br> $\mathrm{f}_{\text {MCK }}=\mathrm{f}_{\text {cLK }}$ Note 2 |  | $\mathrm{fmCk}_{\text {/12 }}$ Note 1 | bps |
|  |  |  |  |  | 2.0 | Mbps |

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.
Note 2. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are:

$$
\begin{aligned}
& 24 \mathrm{MHz}(2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}) \\
& 16 \mathrm{MHz}(2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V})
\end{aligned}
$$

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (Vdd tolerance) mode for the TxDq pin by using port input mode register $g$ ( PIMg ) and port output mode register $g$ (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remark 1. $\mathrm{Vb}_{\mathrm{b}}$ [V]: Communication line voltage
Remark 2. $q$ : UART number $(q=0,1)$, $g$ : PIM or POM number ( $g=1$ )
Remark 3. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
n : Channel number ( $\mathrm{mn}=00,01$ )
(5) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (UART mode)
( $\mathrm{TA}_{\mathrm{A}}=-\mathbf{4 0}$ to $+125^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )

| Parameter | Symbol | Conditions |  | HS (high-speed main) mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. |  |
| Transfer rate |  | Transmission | $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}$ |  | Note 1 | bps |
|  |  |  | Theoretical value of the maximum transfer rate $\mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{b}}=2.7 \mathrm{~V}$ |  | 2.0 Note 2 | Mbps |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V} \end{aligned}$ |  | Note 3 | bps |
|  |  |  | Theoretical value of the maximum transfer rate $\mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{b}}=2.3 \mathrm{~V}$ |  | 1.2 Note 4 | Mbps |
|  |  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \end{aligned}$ |  | Note 5 | bps |
|  |  |  | Theoretical value of the maximum transfer rate $\mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{b}}=1.6 \mathrm{~V}$ |  | 0.43 Note 6 | Mbps |

Note 1. The smaller maximum transfer rate derived by using $\mathrm{fMCK} / 12$ or the following expression is the valid maximum transfer rate.
Expression for calculating the transfer rate when $4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ and $2.7 \mathrm{~V} \leq \mathrm{Vb} \leq 4.0 \mathrm{~V}$

Baud rate error (theoretical value) $=\frac{\frac{1}{\text { Transfer rate } \times 2}-\left\{-\mathrm{Cb} \times \mathrm{Rb} \times \ln \left(1-\frac{2.2}{\mathrm{~V}_{\mathrm{b}}}\right)\right\}}{} \times 100[\%]$

$$
\left(\frac{1}{\text { Transfer rate }}\right) \times \text { Number of transferred bits }
$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

Note 2. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
Note 3. The smaller maximum transfer rate derived by using fмск/12 or the following expression is the valid maximum transfer rate.
Expression for calculating the transfer rate when $2.7 \mathrm{~V} \leq \mathrm{VDD}<4.0 \mathrm{~V}$ and $2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}$



* This value is the theoretical value of the relative difference between the transmission and reception sides.

Note 4. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.

Note 5. The smaller maximum transfer rate derived by using $\mathrm{f} \mathrm{m} \mathrm{C} / 12$ or the following expression is the valid maximum transfer rate.
Expression for calculating the transfer rate when $2.4 \mathrm{~V} \leq \mathrm{VDD}<3.3 \mathrm{~V}$ and $1.6 \mathrm{~V} \leq \mathrm{Vb} \leq 2.0 \mathrm{~V}$

$$
\begin{aligned}
& \text { Maximum transfer rate }=\frac{1}{\left\{-\mathrm{Cb} \times \mathrm{Rb} \times \ln \left(1-\frac{1.5}{\mathrm{~V}_{\mathrm{b}}}\right)\right\} \times 3}[\mathrm{bps}] \\
& \text { Baud rate error (theoretical value) }=\frac{\frac{1}{\text { Transfer rate } \times 2}-\left\{-\mathrm{Cb} \times \mathrm{Rb} \times \ln \left(1-\frac{1.5}{\mathrm{~V}_{\mathrm{b}}}\right)\right\}}{\left(\frac{1}{\text { Transfer rate }}\right) \times \text { Number of transferred bits }} \times 100 \text { [\%] } \\
& \text { * This value is the theoretical value of the relative difference between the transmission and reception sides. }
\end{aligned}
$$

Note 6. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 5 above to calculate the maximum transfer rate under conditions of the customer.

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (Vdd tolerance) mode for the TxDq pin by using port input mode register $g$ ( PIMg ) and port output mode register $g$ (POMg). For ViH and VIL, see the DC characteristics with TTL input buffer selected.
(Remarks are listed on the next page.)

## UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)


Remark 1. $\mathrm{Rb}[\Omega]$ : Communication line (TxDq) pull-up resistance,
$\mathrm{Cb}[\mathrm{F}]$ : Communication line (TxDq) load capacitance, $\mathrm{Vb}[\mathrm{V}]$ : Communication line voltage
Remark 2. $q$ : UART number $(q=0,1), g$ : PIM or POM number $(g=1)$
Remark 3. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
m : Unit number, n : Channel number $(\mathrm{mn}=00,01)$ )
(6) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) (master mode, SCKp... internal clock output)
( $\mathrm{TA}=-40$ to $+125^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )
(1/3)

| Parameter | Symbol | Conditions |  | HS (high-speed main) mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. |  |
| SCKp cycle time | tkcy1 | $\mathrm{tKCY1}^{\text {2 }}$ 4/ffLK | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 600 |  | ns |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 1000 |  | ns |
|  |  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 2300 |  | ns |
| SCKp high-level width | tkH1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | tксү1/2-150 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | tкč1 $^{\text {/ }}$ - - 340 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | tксү1/2-916 $^{\text {d }}$ |  | ns |
| SCKp low-level width | tKL1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | tkcy1 $^{\text {/2-24 }}$ |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | tкcy1 $^{\text {/ }}$ - 36 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{b}=30 \mathrm{pF}, R_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | tксү1/2-100 |  | ns |

Caution Select the TTL input buffer for the SIp pin and the N -ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For $\mathrm{ViH}^{\mathrm{V}}$ and VIL, see the DC characteristics with TTL input buffer selected.
(Remarks are listed two pages after the next page.)
(6) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) (master mode, SCKp... internal clock output)
( $\mathrm{TA}=-40$ to $+125^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )
(2/3)

| Parameter | Symbol | Conditions | HS (high-speed main) mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| Slp setup time (to SCKp $\uparrow$ ) Note | tsıк1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 162 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 354 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 958 |  | ns |
| SIp hold time (from SCKp $\uparrow$ ) Note | tksı1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 38 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 38 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 38 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp output Note | tksol | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V} D \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | 200 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 390 | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | 966 | ns |

Note $\quad$ When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$.
Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register $g$ (PIMg) and port output mode register $g$ (POMg). For $\mathrm{VIH}^{\mathrm{V}}$ and VIL, see the DC characteristics with TTL input buffer selected.
(Remarks are listed on the page after the next page.)
(6) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) (master mode, SCKp... internal clock output)
( $\mathrm{TA}=-40$ to $+125^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )

| Parameter | Symbol | Conditions | HS (high-speed main) mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| SIp setup time (to SCKpl) Note | tsıK1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 88 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 88 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V} D<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 220 |  | ns |
| SIp hold time (from SCKpl) Note | tksı1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 38 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 38 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 38 |  | ns |
| Delay time from SCKp $\uparrow$ to SOp output Note | tkso1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | 50 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 50 | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V} D<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | 50 | ns |

Note $\quad$ When DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register $g$ (PIMg) and port output mode register $g$ (POMg). For $\mathrm{VIH}^{\mathrm{V}}$ and VIL, see the DC characteristics with TTL input buffer selected.
(Remarks are listed on the next page.)

## CSI mode connection diagram (during communication at different potential



Remark 1. $\mathrm{Rb}[\Omega]$ : Communication line (SCKp, SOp) pull-up resistance, $\mathrm{Cb}_{\mathrm{b}}[\mathrm{F}]$ : Communication line (SCKp, SOp) load capacitance, $\mathrm{Vb}[\mathrm{V}]$ : Communication line voltage
Remark 2. p : CSI number $(\mathrm{p}=00,01)$, m: Unit number $(\mathrm{m}=0)$, n : Channel number $(\mathrm{n}=0,1), \mathrm{g}$ : PIM or POM number $(\mathrm{g}=1)$
Remark 3. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
n : Channel number $(\mathrm{mn}=00,01)$ )

CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn =1.)


CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn =1, or DAPmn = 1 and CKPmn = 0.)


Remark $\quad \mathrm{p}:$ CSI number $(\mathrm{p}=00,01)$, m : Unit number $(\mathrm{m}=0)$, n : Channel number $(\mathrm{n}=0,1), \mathrm{g}$ : PIM or POM number $(\mathrm{g}=1)$
(7) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) (slave mode, SCKp... external clock input)
( $\mathrm{TA}=-40$ to $+125^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (high-speed main) mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. |  |
| SCKp cycle time Note 1 | tкCY2 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V} \end{aligned}$ | $20 \mathrm{MHz}<\mathrm{fmck}^{5} \mathbf{2 4 \mathrm { MHz }}$ | 24/f мск |  | ns |
|  |  |  | $8 \mathrm{MHz}<\mathrm{fmск} \leq 20 \mathrm{MHz}$ | 20/fмск |  | ns |
|  |  |  | $4 \mathrm{MHz}<\mathrm{fmск}^{5} 8 \mathrm{MHz}$ | 16/f мск |  | ns |
|  |  |  | $\mathrm{fmск} \leq 4 \mathrm{MHz}$ | 12/f мск |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V} \end{aligned}$ | $20 \mathrm{MHz}<\mathrm{fmck}^{5} 24 \mathrm{MHz}$ | 32/f мск |  | ns |
|  |  |  | $16 \mathrm{MHz}<\mathrm{f}$ мск $\leq 20 \mathrm{MHz}$ | 28/fмск |  | ns |
|  |  |  | $8 \mathrm{MHz}<\mathrm{fmск} \leq 16 \mathrm{MHz}$ | 24/fмск |  | ns |
|  |  |  | $4 \mathrm{MHz}<$ fмск $\leq 8 \mathrm{MHz}$ | 16/fмск |  | ns |
|  |  |  | $\mathrm{f}_{\text {MCK }} \leq 4 \mathrm{MHz}$ | 12/fmск |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \end{aligned}$ | $20 \mathrm{MHz}<\mathrm{fmck}^{5} \leq 24 \mathrm{MHz}$ | 72/fмск |  | ns |
|  |  |  | $16 \mathrm{MHz}<\mathrm{f}_{\text {mck }} \leq 20 \mathrm{MHz}$ | 64/fмск |  | ns |
|  |  |  | $8 \mathrm{MHz}<\mathrm{fmск} \leq 16 \mathrm{MHz}$ | 52/fмск |  | ns |
|  |  |  | $4 \mathrm{MHz}<$ fмск $^{5} 8 \mathrm{MHz}$ | 32/fмск |  | ns |
|  |  |  | $\mathrm{fmск} \leq 4 \mathrm{MHz}$ | 20/f мск |  | ns |
| SCKp high-/low-level width | tкH2, tкL2 | $4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}$ |  | tксү2/2-24 |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}$ |  | tксү2/2-36 $^{\text {c }}$ |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}$ |  | tксү2/2-100 |  | ns |
| SIp setup time (to SCKp $\uparrow$ ) Note 2 | tsIK2 | $4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}$ |  | 1/fмск +40 |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}$ |  | 1/fмск +40 |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}$ |  | 1/fмск +60 |  | ns |
| SIp hold time (from SCKp $\uparrow$ ) Note 2 | tksi2 |  |  | 1/fмск +62 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp output Note 3 | tkso2 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  |  | $2 /$ ммск +240 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{VDD}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  |  | $2 /$ ¢мск +428 | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V} D<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  |  | $2 / \mathrm{f}$ мск +1146 | ns |

(Notes, Cautions, and Remarks are listed on the next page.)

Note 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
Note 2. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The SIp setup time becomes "to SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn = 1 , or DAPmn = 1 and CKPmn $=0$. The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn = 0 and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
Note 3. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The delay time to SOp output becomes "from SCKp ${ }^{\prime \prime}$ when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.

Caution Select the TTL input buffer for the SIp and SCKp pins, and the N-ch open drain output (VdD tolerance) mode for the SOp pin by using port input mode register $\mathbf{g}$ (PIMg) and port output mode register $\mathbf{g}$ (POMg). For Vit and VIL, see the DC characteristics with TTL input buffer selected.

## CSI mode connection diagram (during communication at different potential)



Remark 1. Rb [ $\Omega$ ]: Communication line (SOp) pull-up resistance, $\mathrm{Cb}[\mathrm{F}]$ : Communication line (SOp) load capacitance,
$\mathrm{Vb}[\mathrm{V}]$ : Communication line voltage
Remark 2. p : CSI number $(\mathrm{p}=00,01)$, m : Unit number $(\mathrm{m}=0)$, n : Channel number $(\mathrm{n}=0,1)$, g : PIM or POM number $(\mathrm{g}=1)$
Remark 3. fмск: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
m : Unit number, n : Channel number $(\mathrm{mn}=00,01)$ )
Remark 4. Communication at different potential cannot be performed during clocked serial communication with the slave select function.

CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn =1.)


CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn =1, or DAPmn = 1 and CKPmn =0.)


Remark 1. p : CSI number $(\mathrm{p}=00,01)$, m : Unit number $(\mathrm{m}=0)$, n : Channel number $(\mathrm{n}=0,1), \mathrm{g}$ : PIM or POM number $(\mathrm{g}=1)$
Remark 2. Communication at different potential cannot be performed during clocked serial communication with the slave select function.
(8) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (simplified $\mathrm{I}^{2} \mathrm{C}$ mode)
( $\mathrm{TA}=-40$ to $+125^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )
(1/2)

| Parameter | Symbol | Conditions | HS (high-speed main) mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| SCLr clock frequency | fscL | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 400 Note 1 | kHz |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, R_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 400 Note 1 | kHz |
|  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.8 \mathrm{k} \Omega \end{aligned}$ |  | 100 Note 1 | kHz |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 100 Note 1 | kHz |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | 100 Note 1 | kHz |
| Hold time when SCLr = "L" | tıow | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 1200 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 1200 |  | ns |
|  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.8 \mathrm{k} \Omega \end{aligned}$ | 4600 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 4600 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 4600 |  | ns |
| Hold time when SCLr = "H" | thigh | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{Vb}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 620 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V} \mathrm{VD}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 500 |  | ns |
|  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.8 \mathrm{k} \Omega \end{aligned}$ | 2700 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, R_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 2400 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 1830 |  | ns |

(8) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (simplified ${ }^{2} \mathrm{C}$ mode)
( $\mathrm{TA}=-40$ to $+125^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )

| Parameter | Symbol | Conditions | HS (high-speed main) mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| Data setup time (reception) | tsu:dat | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V} D \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 1/fmск +340 Note 1 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{b}=50 \mathrm{pF}, R_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 1/fmск +340 Note 2 |  | ns |
|  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.8 \mathrm{k} \Omega \end{aligned}$ | 1/fмск +760 Note 2 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, R_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 1/fмск +760 Note 2 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 1/fıск +570 Note 2 |  | ns |
| Data hold time (transmission) | thd:dAT | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 0 | 770 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 0 | 770 | ns |
|  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.8 \mathrm{k} \Omega \end{aligned}$ | 0 | 1420 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, R_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 0 | 1420 | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 0 | 1215 | ns |

Note 1. The value must also be equal to or less than fMCK/4.
Note 2. Set the fMCK value to keep the hold time of $\operatorname{SCLr}=$ " $L$ " and $S C L r=$ " H ".

Caution Select the TTL input buffer and the N-ch open drain output (Vdd tolerance) mode for the SDAr pin and the N-ch open drain output (Vdd tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register $g$ (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
(Remarks are listed on the next page.)

## Simplified $I^{2} \mathrm{C}$ mode connection diagram (during communication at different potential)



Simplified ${ }^{2} \mathrm{C}$ mode serial transfer timing (during communication at different potential)


Remark 1. Rb [ $\Omega$ ]: Communication line (SDAr, SCLr) pull-up resistance, $\mathrm{Cb}[\mathrm{F}]$ : Communication line (SDAr, SCLr) load capacitance, $\mathrm{Vb}[\mathrm{V}]$ : Communication line voltage
Remark 2. r: IIC number $(r=00,01)$, $g:$ PIM, POM number $(g=1)$
Remark 3. fмск: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number ( $m=0$ ), n : Channel number $(\mathrm{n}=0), \mathrm{mn}=00,01$ )

### 3.6 Analog Characteristics

### 3.6.1 Programmable gain instrumentation amplifier and 24-bit $\Delta \Sigma$ A/D converter

(1) Analog input in differential input mode
( $\mathrm{TA}=-40$ to $+125^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V , normal mode: fs1 = 1 MHz , FDATA1 = 3.90625 ksps, low-power mode: $\mathrm{fs} 2=0.125 \mathrm{MHz}$, FDATA2 $=488.28125 \mathrm{sps}, \mathrm{SBIAS}=1.2 \mathrm{~V}$, dofR $=\mathbf{0} \mathrm{mV}$, Vcom = 1.0 V , external clock input used)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Full-scale differential input voltage range | VID | $\mathrm{VID}=(\mathrm{PGAxP}-\mathrm{PGAxN})(\mathrm{x}=0$ to 3$)$ |  | $\pm 800$ <br> /Gtotal |  | mV |
| Input voltage range | V | Each of PGAxP and PGAxN pins ( $\mathrm{x}=0$ to 3 ) | 0.2 |  | 1.8 | V |
| Common mode input voltage | Vcom | dofr $=0 \mathrm{mV}$ | $\begin{gathered} 0.2+(\|\mathrm{VID}\| X \\ \text { GSET1)/2 } \end{gathered}$ |  | $\begin{gathered} 1.8-(\|\mathrm{VID}\| \mathrm{X} \\ \mathrm{GSET} 1) / 2 \end{gathered}$ | V |
| Input bias current | IIN | $\mathrm{V}_{\mathrm{I}}=1.0 \mathrm{~V}$ |  |  | $\pm 50$ | nA |
| Input offset current | IINOFR | $\mathrm{V}_{\mathrm{I}}=1.0 \mathrm{~V}$ |  |  | $\pm 20$ | nA |

(2) Analog input in single-ended input mode
( $\mathrm{TA}_{\mathrm{A}}=-40$ to $+125^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V , normal mode: fs1 =1 MHz, FDATA1 $=3.90625$ ksps, low-power mode: fs2 $=0.125 \mathrm{MHz}$, FDATA2 $=488.28125 \mathrm{sps}$, $\mathrm{SBIAS}=1.2 \mathrm{~V}$, dofR $=0 \mathrm{mV}$, Vcom $=1.0 \mathrm{~V}$, external clock input used)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Input voltage range | $\mathrm{V}_{\mathrm{I}}$ | Each of PGAxP and PGAxN pins <br> $(\mathrm{x}=0$ to 3) <br> GsET1 $=1$, GsET2 $=1$ | 0.2 |  | 1.8 | V |
| Input bias current | IIN | $\mathrm{V}_{\mathrm{I}=1.0 \mathrm{~V}}$ |  |  | $\pm 50$ | nA |

(3) Programmable gain instrumentation amplifier and 24-bit $\Delta \Sigma$ A/D converter
( $\mathrm{TA}_{\mathrm{A}}=-40$ to $+125^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}$, normal mode: fs1 = 1 MHz , FDATA1 = 3.90625 ksps, low-power mode: fs2 $=0.125 \mathrm{MHz}$, FDATA2 $=488.28125 \mathrm{sps}$, $\mathrm{SBIAS}=1.2 \mathrm{~V}$, dofR $=0 \mathrm{mV}$, Vcom $=1.0 \mathrm{~V}$, external clock input used, in differential input mode)
(1/2)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  |  |  | 24 | bit |
| Sampling frequency | fs1 | Normal mode |  | 1 |  | MHz |
|  | fS2 | Low power mode |  | 0.125 |  | MHz |
| Output data rate | fdatal | Normal mode | 0.48828 |  | 15.625 | ksps |
|  | fDataz | Low power mode | 61.03615 |  | 1953.125 | sps |
| Gain setting range | Gtotal | Gtotal $=$ Gset1 $\times$ Gset2 | 1 |  | 64 | V/V |
| 1st gain setting range | Gset1 | In differential input mode only |  | 1, 2, 3, 4, 8 |  | V/V |
| 2nd gain setting range | GseT2 | In differential input mode only |  | 1, 2, 4, 8 |  | V/V |
| Offset adjustment bit range | doffb |  |  | 5 |  | bit |
| Offset adjustment range | dofr | Referred to input | -164/GseT1 |  | +164/GsET1 | mV |
| Offset adjustment steps | doFs | Referred to input |  | 11/GsET1 |  | mV |

$\left(\mathrm{TA}_{\mathrm{A}}=-40\right.$ to $+125^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}$, normal mode: fs1=1 MHz, FDATA1 = 3.90625 ksps, low-power mode: fs2 $=0.125 \mathrm{MHz}$, FDATA2 $=488.28125 \mathrm{sps}$, $\mathrm{SBIAS}=1.2 \mathrm{~V}$, dofR $=0 \mathrm{mV}$, Vcom $=1.0 \mathrm{~V}$, external clock input used, in differential input mode)
(2/2)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Gain error | Eg | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> Gset1 $=1$, GsET2 $=1$ <br> Excluding SBIAS error |  | $\pm 0.2$ | $\pm 2.7$ | \% |
|  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> Gset1 $=8$, GsET2 $=4$ <br> Excluding SBIAS error |  | $\pm 0.1$ |  | \% |
| Gain drift Note | dEg | Gset1 $=1$, GseT2 $=1$ Excluding SBIAS drift |  | (5.6) | (22.0) | ppm/ $/{ }^{\circ} \mathrm{C}$ |
|  |  | GsET1 $=8$, GsET2 $=4$ <br> Excluding SBIAS drift |  | (9.1) |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Offset error | Eos | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \text { GSET } 1=1, \text { GSET2 }=1 \\ & \text { Referred to input } \end{aligned}$ |  | $\pm 0.32$ | $\pm 2.90$ | mV |
|  |  | $\begin{aligned} & \hline \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \text { GSET } 1=8, \text { GSET2 }=4 \\ & \text { Referred to input } \end{aligned}$ |  | $\pm 0.03$ |  | mV |
| Offset drift Note | dEos | $\text { GSET1 }=1, \text { GSET2 }=1$ <br> Referred to input |  | ( $\pm 0.02)$ | ( $\pm 6.00$ ) | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
|  |  | $\text { Gset1 }=8, \text { GseT2 }=4$ <br> Referred to input |  | ( $\pm 0.02)$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| SND ratio | SNDR | Gset1 = 1, GsET2 = 1, fin $=50 \mathrm{~Hz}$ <br> Normal mode, pin $=-1 \mathrm{dBFS}$ | (82) | (85) |  | dB |
|  |  | Gset1 $=8$, GsET2 $=4, \mathrm{fiN}=50 \mathrm{~Hz}$ <br> Normal mode, pin =-1 dBFS | (73) | (80) |  | dB |
| Noise | Vn | GsET1 $=1, \mathrm{GsET} 2=1, \mathrm{OSR}=2048$ |  | (13) |  | $\mu \mathrm{VRms}$ |
|  |  | GSET1 $=8, \mathrm{GSET} 2=4, \mathrm{OSR}=2048$ |  | (0.6) |  | $\mu \mathrm{VRms}$ |
| Integral non-linearity error | INL | GsET1 $=1, \mathrm{GsET} 2=1, \mathrm{OSR}=2048$ |  | $( \pm 10)$ |  | ppmFS |
| Common mode rejection ratio | CMRR | $\begin{aligned} & \text { VCom }=1.0 \pm 0.8 \mathrm{~V} \text {, fin }=50 \mathrm{~Hz} \\ & \text { GSET1 }=1, \text { GsET2 }=1 \\ & \text { Differential input mode } \end{aligned}$ | (72) | (90) |  | dB |
| Power supply rejection ratio | PSRR | $\begin{aligned} & \mathrm{AVDD}=2.7 \text { to } 5.5 \mathrm{~V} \\ & \text { GSET1 }=1 \text {, GSET2 }=1 \\ & \text { Differential input mode } \end{aligned}$ |  | (85) |  | dB |
| $\Delta \Sigma$ A/D converter input clock frequency | fadc |  | 3.8 | 4 | 4.2 | MHz |

Note $\quad$ Calculate the gain drift and offset drift by using the following expression (for $125^{\circ} \mathrm{C}$ products):
For gain drift: $(\operatorname{MAX}(E G(T(-40)$ to $T(125)))-\operatorname{MIN}(E g(T(-40)$ to $T(125)))) /\left(125^{\circ} \mathrm{C}-\left(-40^{\circ} \mathrm{C}\right)\right)$
For offset drift: (MAX(Eos(T(-40) to $\left.\left.\mathrm{T}_{(125)}\right)\right)$ ) $\operatorname{MIN}(\operatorname{Eos}(\mathrm{T}(-40)$ to $\left.\mathrm{T}(125)))\right) /\left(125^{\circ} \mathrm{C}-\left(-40^{\circ} \mathrm{C}\right)\right)$
$\operatorname{MAX}\left(\operatorname{Eg}\left(\mathrm{T}_{(-40)}\right.\right.$ to $\left.\left.\mathrm{T}(125)\right)\right)$ : The maximum value of gain error when the temperature range is $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ $\operatorname{MIN}(E g(T(-40)$ to $T(125)))$ : The minimum value of gain error when the temperature range is $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ $\operatorname{MAX}(\operatorname{Eos}(T(-40)$ to $T(125)))$ : The maximum value of offset error when the temperature range is $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ $\operatorname{MIN}(\operatorname{Eos}(\mathrm{T}(-40)$ to $\mathrm{T}(125)))$ : The minimum value of offset error when the temperature range is $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$

Remark In the ratings column, values in parentheses are the target design values and therefore are not tested for shipment.

### 3.6.2 Sensor power supply (SBIAS)

$\left(\mathrm{TA}_{\mathrm{A}}=-40\right.$ to $+125^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}$, Cout $=0.22 \mu \mathrm{~F}$, Vout $=1.0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Output voltage range | Vout |  | 0.5 |  | 2.2 | V |
| Output voltage setting steps | VSTEP |  |  | 0.1 |  | V |
| Output voltage precision | VA | IOUT $=1 \mathrm{~mA}$ | $(-3)$ |  | $(+3)$ | $\%$ |
| Maximum output current | IOUT |  | 5 |  |  | mA |
| Short circuit current | ISHORT | Vout $=0 \mathrm{~V}$ |  | 40 | 65 | mA |
| Load regulation | LR | $1 \mathrm{~mA} \leq$ lout $\leq 5 \mathrm{~mA}$ |  |  | $(15)$ | mV |
| Power supply rejection ratio | PSRR | AVDD $=5.0 \mathrm{~V}+0.1 \mathrm{~V}$ pp ripple <br> $\mathrm{f}=100 \mathrm{~Hz}$, lout $=2.5 \mathrm{~mA}$ | $(45)$ | $(50)$ |  | dB |

Remark In the ratings column, values in parentheses are the target design values and therefore are not tested for shipment.

### 3.6.3 Temperature sensor

( $\mathrm{TA}=-40$ to $+125^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Temperature coefficient for <br> sensor | TCsNS |  |  | $(756)$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Sensor output voltage | VTEMP | TA $=25^{\circ} \mathrm{C}$ |  | 226.4 |  | mV |

Remark In the ratings column, values in parentheses are the target design values and therefore are not tested for shipment.

### 3.6.4 A/D converter characteristics

(1) When positive reference voltage $(+)=\operatorname{AVDD}(\operatorname{ADREFP} 1=0, \operatorname{ADREFP} 0=0)$, negative reference voltage $(-)=$ AVss (ADREFM $=0$ ), pins subject to AID conversion: ANIO to ANI9 and SBIAS
$\left(\mathrm{TA}=-40\right.$ to $+125^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}$, positive reference voltage $(+)=\mathrm{AVDD}$, negative reference voltage ( - ) = AVss)

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  |  | 8 |  | 10 | bit |
| Overall error Note 1 | AINL | 10-bit resolution ANIO to ANI9, SBIAS | $4.0 \mathrm{~V} \leq \mathrm{AVDD} \leq 5.5 \mathrm{~V}$ |  | 1.2 | $\pm 6.5$ | LSB |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{AV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 1.2 | $\pm 7.0$ | LSB |
| Conversion time | tconv | 10-bit resolution | $4.0 \mathrm{~V} \leq \mathrm{AV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 2.125 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{AV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 3.1875 |  | 39 | $\mu \mathrm{s}$ |
| Zero-scale error Notes 1, 2 | Ezs | 10-bit resolution ANIO to ANI9, SBIAS | $4.0 \mathrm{~V} \leq \mathrm{AV} \mathrm{DD}^{5} 5.5 \mathrm{~V}$ |  |  | $\pm 0.50$ | \%FSR |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{AV}$ DD $\leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.60$ | \%FSR |
| Full-scale error Notes 1, 2 | Efs | 10-bit resolution ANIO to ANI9, SBIAS | $4.0 \mathrm{~V} \leq \mathrm{AVDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.50$ | \%FSR |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{AV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.60$ | \%FSR |
| Integral linearity error Note 1 | ILE | 10-bit resolution ANIO to ANI9, SBIAS | $4.0 \mathrm{~V} \leq \mathrm{AV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 3.5$ | LSB |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{AV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 4.0$ | LSB |
| Differential linearity error Note 1 | DLE | 10-bit resolution | $2.7 \mathrm{~V} \leq \mathrm{AVDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.0$ | LSB |
| Analog input voltage | Vain | ANIO to ANI9 |  | AVss |  | AVdd | V |

Note 1. Excludes quantization error ( $\pm 1 / 2$ LSB).
Note 2. This value is indicated as a ratio (\%FSR) to the full-scale value.

Caution The number of pins depends on the product. For details, see a list of pin functions.
(2) When positive reference voltage ( + ) = Internal reference voltage (ADREFP1 $=1$, $\operatorname{ADREFPO}=0$ ), negative reference voltage $(-)=$ AVss (ADREFM $=0$ ), pins subject to A/D conversion: ANIO to ANI9 and SBIAS
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+125^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}$, positive reference voltage $(+)=\mathrm{VBGR}$, negative reference voltage ( - ) = AVss)

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  |  | 8 |  |  | bit |
| Conversion time | tconv | 8-bit resolution | $2.7 \mathrm{~V} \leq \mathrm{AV}$ DD $\leq 5.5 \mathrm{~V}$ | 17 |  | 39 | $\mu \mathrm{S}$ |
| Zero-scale error Notes 1, 2 | Ezs | 8-bit resolution | $2.7 \mathrm{~V} \leq \mathrm{AV}$ DD $\leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.60$ | \%FSR |
| Integral linearity error Note 1 | ILE | 8-bit resolution | $2.7 \mathrm{~V} \leq \mathrm{AVDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.0$ | LSB |
| Differential linearity error Note 1 | DLE | 8-bit resolution | $2.7 \mathrm{~V} \leq \mathrm{AV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 1.0$ | LSB |
| Internal reference voltage ${ }^{(+)}$ | VBGR | $2.7 \mathrm{~V} \leq \mathrm{AV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | Vbgr Note 3 |  |  | V |
| Analog input voltage | $V_{\text {AIN }}$ | ANIO to ANI9 |  | 0 |  | Vbgr | V |

Note 1. Excludes quantization error ( $\pm 1 / 2$ LSB).
Note 2. This value is indicated as a ratio (\%FSR) to the full-scale value.
Note 3. See the Internal reference voltage characteristics.

### 3.6.5 12-bit D/A converter

(1) When positive reference voltage $(+)=$ AVdD $($ DACVRF $=0)$
( $\mathrm{TA}=-40$ to $+125^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{AVss}=\mathrm{VSs}=0 \mathrm{~V}$, positive reference voltage ( + ) = AVDD)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | DARES |  |  |  | (12) | bit |
| Output voltage range | DAOUT | 12-bit resolution | 0.35 |  | AVdd-0.47 | V |
| Integral non-linearity error | DAILE | 12-bit resolution |  |  | $\pm 4.0$ | LSB |
| Differential non-linearity error | DADLE | 12-bit resolution |  |  | $\pm 1.0$ | LSB |
| Offset error | DAErr | 12-bit resolution |  |  | $\pm 30$ | mV |
| Gain error | DAEG | 12-bit resolution |  |  | $\pm 20$ | mV |
| Settling time | DAtset | 12-bit resolution, $\mathrm{CL}=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  |  | (60) | $\mu \mathrm{s}$ |

Remark 1. In the ratings column, values in parentheses are the target design values and therefore are not tested for shipment.
Remark 2. The 12-bit D/A converter characteristics are the values obtained with the configurable amplifier connected.
(2) When positive reference voltage $(+)=$ internal reference voltage (DACVRF =1)
( $\mathrm{TA}=-40$ to $+125^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}$, positive reference voltage ( + ) = VREFDA)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Resolution | DARES |  |  |  | $(8)$ | bit |
| Internal reference voltage | VREFDA | 8-bit resolution | 1.34 | 1.45 | 1.54 | V |
| Output voltage range | DAOUT | 8-bit resolution | 0.35 |  | VREFDA | V |
| Integral non-linearity error | DAILE | 8-bit resolution |  |  | $\pm 1.0$ | LSB |
| Differential non-linearity <br> error | DADLE | 8-bit resolution |  |  | $\pm 1.0$ | LSB |
| Offset error | DAErr | 8-bit resolution |  |  | $\pm 30$ | mV |
| Gain error | DAEG | 8-bit resolution |  |  | $\pm 20$ | mV |
| Settling time | DAtset | 8-bit resolution, CL $=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  |  | $(60)$ | $\mu \mathrm{m}$ |

Remark 1. In the ratings column, values in parentheses are the target design values and therefore are not tested for shipment.
Remark 2. The 12-bit D/A converter characteristics are the values obtained with the configurable amplifier connected.
Remark 3. Offset error and gain error do not include error in the internal reference voltage.

### 3.6.6 Configurable amplifier

$\left(T_{A}=-40\right.$ to $+125^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}, \mathrm{Vcom}=1 / 2 \mathrm{AVDD}$, internally connected voltage follower)
AMP0 configuration SW setting: Positive (+) pin = ANX1, negative (-) pin = ANX0
AMP1 configuration SW setting: Positive ( + ) pin = ANX3, negative (-) pin = ANX2
AMP2 configuration SW setting: Positive (+) pin = ANX5, negative (-) pin = ANX4

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage | Vin |  | AVss |  | AVdD | V |
| Output voltage | Vol | $\mathrm{IL}=-1 \mathrm{~mA}, \mathrm{AV} \mathrm{DD}=2.7$ to 5.5 V |  | $\begin{gathered} \text { AVss } \\ +0.02 \end{gathered}$ | $\begin{aligned} & \text { AVss } \\ & +0.07 \end{aligned}$ | V |
|  | Vон | $\mathrm{IL}=1 \mathrm{~mA}, \mathrm{AV} \mathrm{DD}=2.7$ to 5.5 V | $\begin{gathered} \text { AVDD } \\ -0.15 \end{gathered}$ | $\begin{aligned} & \text { AVDD } \\ & -0.02 \end{aligned}$ |  | V |
| Maximum output current | Iout | $4.5 \mathrm{~V} \leq \mathrm{AVDD} \leq 5.5 \mathrm{~V}$ | $\pm 10$ |  |  | mA |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{AVDD} \leq 5.5 \mathrm{~V}$ | $\pm 5$ |  |  | mA |
| Input-referred offset voltage | Voff | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text { without trimming } \\ & \mathrm{IL}=0 \mathrm{~mA}, \mathrm{Vcom}=1.0 \mathrm{~V} \end{aligned}$ |  | $\pm 1$ | $\pm 4$ | mV |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text { with trimming } \\ & \mathrm{IL}=0 \mathrm{~mA}, \mathrm{VCOM}=1.0 \mathrm{~V} \end{aligned}$ |  |  | $\pm 0.35$ | mV |
| Temperature coefficient for inputreferred offset voltage | Vотс | $\mathrm{IL}=0 \mathrm{~mA}$ |  | ( $\pm 2$ ) | ( $\pm 8$ ) | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Slew rate | SR1 | Normal mode $\mathrm{CL}=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  | (0.1) |  | V/us |
|  | SR2 | High-speed mode $C L=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  | (0.8) |  | V/us |
| Gain bandwidth | GBW1 | Normal mode $\mathrm{CL}=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  | (350) |  | kHz |
|  | GBW2 | High-speed mode $C L=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  | (1.8) |  | MHz |
| Phase margin | өM1 | Normal mode $\mathrm{CL}=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  | (70) |  | deg |
|  | өM2 | High-speed mode $\mathrm{CL}=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  | (60) |  | deg |
| Settling time | tset1 | Normal mode $\mathrm{CL}=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  | (20) |  | $\mu \mathrm{s}$ |
|  | tset2 | High-speed mode $\mathrm{CL}=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  | (10) |  | $\mu \mathrm{s}$ |
| Peak-to-peak voltage noise | Enb | $0.1 \text { to } 10 \mathrm{~Hz}$ <br> Normal mode $C \mathrm{~L}=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  | (2.0) |  | $\mu \mathrm{Vrms}$ |
| Input-referred noise | En | $\mathrm{f}=1 \mathrm{kHz}$ <br> Normal mode $\mathrm{CL}=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  | (70) |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| Common mode rejection ratio | CMRR | $\mathrm{f}=1 \mathrm{KHz}, \mathrm{CL}=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega$ |  | (70) |  | dB |
| Power supply rejection ratio | PSRR | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{AVDD} \leq 5.5 \mathrm{~V} \\ & \mathrm{CL}=50 \mathrm{pF}, \mathrm{RL}=10 \mathrm{k} \Omega \end{aligned}$ |  | (62) |  | dB |

(Remarks are listed on the next page.)

Remark 1. In the ratings column, values in parentheses are the target design values and therefore are not tested for shipment.
Remark 2. The TYP. conditions are the conditions when $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{AVDD}=5.0 \mathrm{~V}$.
Remark 3. Unless otherwise specified, offset trimming has proceeded.
Remark 4. Unless otherwise specified, values are for operation in normal mode.

### 3.6.7 POR characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-\mathbf{4 0}\right.$ to $\left.+125^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power on/down reset threshold | VPOR | Voltage threshold on Vdd rising | 1.48 | 1.56 | 1.62 | V |
|  | VPDR | Voltage threshold on Vdd falling Note 1 | 1.47 | 1.55 | 1.61 | V |
| Minimum pulse width Note 2 | TPW |  | 300 |  |  | $\mu \mathrm{S}$ |

Note 1. However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the external reset pin before the voltage falls below the operating voltage range shown in 3.4 AC Characteristics.
Note 2. Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPOR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).


### 3.6.8 LVD characteristics

(1) LVD detection voltage in reset mode and interrupt mode
( $\mathrm{TA}=-\mathbf{4 0}$ to $+\mathbf{1 2 5}{ }^{\circ} \mathrm{C}, \mathrm{VPDR} \leq \mathrm{AVDD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, AVss = Vss $=0 \mathrm{~V}$ )

| Parameter |  | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage detection threshold | Supply voltage level | VLVDo | Rising edge | 4.62 | 4.74 | 4.94 | V |
|  |  |  | Falling edge | 4.52 | 4.64 | 4.84 | V |
|  |  | VLVD1 | Rising edge | 4.50 | 4.62 | 4.82 | V |
|  |  |  | Falling edge | 4.40 | 4.52 | 4.71 | V |
|  |  | VLVD2 | Rising edge | 4.30 | 4.42 | 4.61 | V |
|  |  |  | Falling edge | 4.21 | 4.32 | 4.51 | V |
|  |  | VLVD3 | Rising edge | 3.13 | 3.22 | 3.39 | V |
|  |  |  | Falling edge | 3.07 | 3.15 | 3.31 | V |
|  |  | VLVD4 | Rising edge | 2.95 | 3.02 | 3.17 | V |
|  |  |  | Falling edge | 2.89 | 2.96 | 3.09 | V |
|  |  | VLVD5 | Rising edge | 2.74 | 2.81 | 2.95 | V |
|  |  |  | Falling edge | 2.68 | 2.75 | 2.88 | V |
|  |  | VLVD6 | Rising edge | 2.55 | 2.61 | 2.74 | V |
|  |  |  | Falling edge | 2.49 | 2.55 | 2.67 | V |
| Minimum pulse width |  | tLw |  | 300 |  |  | $\mu \mathrm{s}$ |
| Detection delay time |  |  |  |  |  | 300 | $\mu \mathrm{S}$ |

(2) LVD detection voltage in interrupt \& reset mode
( $\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0}$ to $+125^{\circ} \mathrm{C}, \mathrm{VPDR} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage detection threshold | Vlvdd6 | VPOC2, VPOC1, VPOC0 $=0,0,0$, falling reset voltage |  | 2.49 | 2.55 | 2.67 | V |
|  | VLVDD4 | LVIS1, LVIS0 = 0, 1 | Rising release reset voltage | 2.95 | 3.02 | 3.17 | V |
|  |  |  | Falling interrupt voltage | 2.89 | 2.96 | 3.09 | V |
|  | VLVDD3 | LVIS1, LVIS0 = 0, 0 | Rising release reset voltage | 3.13 | 3.22 | 3.39 | V |
|  |  |  | Falling interrupt voltage | 3.07 | 3.15 | 3.31 | V |
|  | Vlvdd5 | VPOC2, VPOC1, VPOC0 $=0,0,1$, falling reset voltage |  | 2.68 | 2.75 | 2.88 | V |
|  | VLVDD2 | LVIS1, LVIS0 $=0,0$ | Rising release reset voltage | 4.30 | 4.42 | 4.61 | V |
|  |  |  | Falling interrupt voltage | 4.21 | 4.32 | 4.51 | V |
|  | Vlvdd5 | VPOC2, VPOC1, VPOC0 $=0,1,0$, falling reset voltage |  | 2.68 | 2.75 | 2.88 | V |
|  | VLVDD1 | LVIS1, LVIS0 = 0, 0 | Rising release reset voltage | 4.50 | 4.62 | 4.82 | V |
|  |  |  | Falling interrupt voltage | 4.40 | 4.52 | 4.71 | V |
|  | VLVDD5 | VPOC2, VPOC1, VPOC0 $=0,1,1$, falling reset voltage |  | 2.68 | 2.75 | 2.88 | V |
|  | VLVDD3 | LVIS1, LVIS0 = 0, 1 | Rising release reset voltage | 3.13 | 3.22 | 3.39 | V |
|  |  |  | Falling interrupt voltage | 3.07 | 3.15 | 3.31 | V |
|  | VLVdDo | LVIS1, LVIS0 = 0, 0 | Rising release reset voltage | 4.62 | 4.74 | 4.94 | V |
|  |  |  | Falling interrupt voltage | 4.52 | 4.64 | 4.84 | V |

### 3.6.9 Power supply voltage rising slope characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-\mathbf{4 0}\right.$ to $\left.+125^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :--- | :--- | :--- | :--- | :---: | :---: |
| Power supply voltage rising slope | SvDD |  |  |  | 50 | V/ms |

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until VDD reaches the operating voltage range shown in 3.4 AC Characteristics.

### 3.7 RAM Data Retention Characteristics

$\left(\mathrm{TA}=-40\right.$ to $+125^{\circ} \mathrm{C}$, Vss $=0 \mathrm{~V}$ ) $)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data retention supply voltage | VDDDR |  | 1.47 Notes 1,2 |  | 5.5 | V |

Note 1. The value depends on the POR detection voltage. When the voltage drops, the RAM data is retained before a POR reset is effected, but RAM data is not retained when a POR reset is effected.
Note 2. Enter STOP mode before the supply voltage falls below the recommended operating voltage.


### 3.8 Flash Memory Programming Characteristics

( $\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0}$ to $+125^{\circ} \mathrm{C}^{\text {Note }} \mathbf{4}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System clock frequency | fclk | $2.4 \mathrm{~V} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}$ | 1 |  | 24 | MHz |
| Number of code flash rewrites Notes 1, 2, 3 | Cerwr | Retained for 20 years $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C} \text { Note } 5$ | 1,000 |  |  | Times |
| Number of data flash rewrites Notes 1, 2, 3 |  | Retained for 1 year $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ Note 5 |  | 1,000,000 |  |  |
|  |  | Retained for 5 years $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ Note 5 | 100,000 |  |  |  |
|  |  | Retained for 20 years $\mathrm{T} A=85^{\circ} \mathrm{C}$ Note 5 | 10,000 |  |  |  |

Note 1. 1 erase +1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.
Note 2. When using flash memory programmer and Renesas Electronics self-programming library
Note 3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
Note 4. The range is from $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}$ when if the flash memory programmer is in use.
Note 5. This temperature is the average value at which data are retained.

### 3.9 Dedicated Flash Memory Programmer Communication (UART)

$\left(\mathrm{TA}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{AVss}=\mathrm{Vss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. |
| :--- | :---: | :--- | :---: | :---: | :---: |
| Transfer rate |  | During serial programming | 115,200 |  | $1,000,000$ |

### 3.10 Timing for Switching Flash Memory Programming Modes

$\left(\mathrm{TA}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, AVss = Vss = 0 V )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| How long from when an external reset ends until the initial communication settings are specified | tSUINIT | POR and LVD reset must end before the external reset ends. |  |  | 100 | ms |
| How long from when the TOOLO pin is placed at the low level until an external reset ends | tsu | POR and LVD reset must end before the external reset ends. | 10 |  |  | $\mu \mathrm{S}$ |
| How long the TOOLO pin must be kept at the low level after an external reset ends (excluding the processing time of the firmware to control the flash memory) | thD | POR and LVD reset must end before the external reset ends. | 1 |  |  | ms |


$<1>$ The low level is input to the TOOL0 pin.
$<2>$ The external reset ends (POR and LVD reset must end before the external reset ends).
$<3>$ The TOOLO pin is set to the high level.
$<4>$ Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuinit. The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external resets end.
tsu: How long from when the TOOLO pin is placed at the low level until a pin reset ends
thD: How long to keep the TOOLO pin at the low level from when the external resets end (excluding the processing time of the firmware to control the flash memory)

## 4. PACKAGE DRAWINGS

### 4.1 32-pin products

R5F11CBCGNA, R5F11CBCMNA

| JEITA Package code | RENESAS code | Previous code | MASS(TYP.)[g] |
| :---: | :---: | :---: | :---: |
| P-HVQFN32-5x5-0.50 | PVQN0032KE-A | P32K9-50B-BAH | 0.058 |



DETAIL OF (A) PART


| Referance <br> Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| D | - | 4.75 | - |
| E | - | 4.75 | - |
| A | - | - | 0.90 |
| $\mathrm{~A}_{1}$ | 0.00 | - | - |
| b | 0.20 | 0.25 | 0.30 |
| e | - | 0.50 | - |
| Lp | 0.30 | 0.40 | 0.50 |
| x | - | - | 0.10 |
| y | - | - | 0.05 |
| $\mathrm{H}_{\mathrm{D}}$ | 4.95 | 5.00 | 5.05 |
| $\mathrm{H}_{\mathrm{E}}$ | 4.95 | 5.00 | 5.05 |
| $\mathrm{Z}_{\mathrm{D}}$ | - | 0.75 | - |
| $\mathrm{Z}_{\mathrm{E}}$ | - | 0.75 | - |
| $\mathrm{C}_{2}$ | 0.19 | 0.20 | 0.21 |
| $\mathrm{D}_{2}$ | - | 3.30 | - |
| $\mathrm{E}_{2}$ | - | 3.30 | - |

### 4.2 36-pin products

R5F11CCCGBG, R5F11CCCMBG

| JEITA Package code | RENESAS code | Previous code | MASS(TYP.)[g] |
| :---: | :---: | :---: | :---: |
| P-TFBGA36-4×4-0.50 | PTBG0036KA-A | P36F1-50-AA6 | 0.027 |




| Referance <br> Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| D | 3.90 | 4.00 | 4.10 |
| E | 3.90 | 4.00 | 4.10 |
| A | - | - | 1.10 |
| $\mathrm{~A}_{1}$ | 0.17 | 0.22 | 0.27 |
| e | - | 0.50 | - |
| b | 0.26 | 0.31 | 0.36 |
| x | - | - | 0.05 |
| y | - | - | 0.08 |
| $\mathrm{y}_{1}$ | - | - | 0.20 |
| $\mathrm{Z}_{\mathrm{D}}$ | - | 0.75 | - |
| $\mathrm{Z}_{\mathrm{E}}$ | - | 0.75 | - |
| w | - | - | 0.20 |

## REVISION HISTORY

RL78/I1E Datasheet

| Rev. | Date | Description |  |
| :---: | :---: | :---: | :---: |
|  |  | Page | Summary |
| 1.10 | Jun 30, 2016 | 4 | Addition of products name in 1.3.1 32-pin products |
|  |  | 5 | Addition of products name in 1.3.2 36-pin products |
|  |  | 10 | Change of DTC in 1.6 Outline of Functions |
|  |  | 10 | Addition of Note1 in 1.6 Outline of Functions |
|  |  | 43 | Change of 2.5.1 (7) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) (slave mode, SCKp... external clock in input) |
|  |  | 57 | Change of 2.7 RAM Data Retention Characteristics |
|  |  | 57 | Change of 2.8 Flash Memory Programming Characteristics |
|  |  | 62 | Change of 3.2.2 On-chip oscillator characteristics |
|  |  | 91 | Change of 3.5.1 (7) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) (slave mode, SCKp... external clock in input) |
|  |  | 105 | Change of 3.7 RAM Data Retention Characteristics |
|  |  | 105 | Change of 3.8 Flash Memory Programming Characteristics |
| 1.00 | Jul 31, 2015 | - | First Edition issued |

All trademarks and registered trademarks are the property of their respective owners.

## NOTES FOR CMOS DEVICES

(1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
(2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
(3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
(4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
(5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
(6) INPUT OF SIGNAL DURING POWER OFF STATE : Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information
2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein
3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibiity for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

## "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

## Renesns

SALES OFFICES
Renesas Electronics Corporation
http://www.renesas.com
Refer to "http://www.renesas.com/" for the latest and detailed information.
Renesas Electronics America Inc.
2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130
Renesas Electronics Canada Limited
9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3
Tel: +1-905-237-2004
Renesas Electronics Europe Limited
Rukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900
Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-6503-0, Fax: +49-211-6503-132
Renesas Electronics (China) Co., Ltd.
Room 1709, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100191, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679
Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999
Renesas Electronics Hong Kong Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022
Renesas Electronics Taiwan Co., Ltd.
Tel: No. 363 , Fu Shing North Road, Taipei 10543, Taiwan
Tel: + +886-2-8175-9600, Fax: +886 2-8175-9670
Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit \#06-02 Hytlux Innovation Centre, Singapore 339949
Tel: +65-6213-0200, Fax: $+65-6213-0300$
Renesas Electronics Malaysia Sdn. Bhd.
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510 Trade Centre, No. 18, JIn Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510
Renesas Electronics India Pvt. Ltd.
No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India
Tel: +91-80-67208700, Fax: +91-80-67208777
Renesas Electronics Korea Co., Ltd.
$12 \mathrm{~F} ., 234$ Teheran-ro, Gangnam-Gu, S
Ren., 234 Techeran-ro, Gangnam-Gu, Seoul, 135-080, Korea
Tel: $+82-2-558-3737$, Fax: $+82-2-558-5141$


[^0]:    Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

