8-Bit Priority Encoder

The MC14532B is constructed with complementary MOS (CMOS) enhancement mode devices. The primary function of a priority encoder is to provide a binary address for the active input with the highest priority. Eight data inputs (D0 thru D7) and an enable input (E_{in}) are provided. Five outputs are available, three are address outputs (Q0 thru Q2), one group select (GS) and one enable output (E_{out}).

Features

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low–Power TTL Loads or One Low–Power Schottky TTL Load over the Rated Temperature Range
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- This Device is Pb-Free and is RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to VSS)

| Rating | Symbol | Value | Unit | | | | | | |
|------------------------------------------------------|---------------------------------------|-------------------------------|------|--|--|--|--|--|--|
| DC Supply Voltage Range | V _{DD} | -0.5 to +18.0 | V | | | | | | |
| Input or Output Voltage Range (DC or Transient) | V _{in} , V _{out} | -0.5 to V _{DD} + 0.5 | V | | | | | | |
| Input or Output Current (DC or Transient) per Pin | I _{in} , I _{out} | ±10 | mA | | | | | | |
| Power Dissipation, per Package (Note 1) | PD | 500 | mW | | | | | | |
| Ambient Temperature Range | T _A | -55 to +125 | °C | | | | | | |
| Storage Temperature Range | T _{stg} | -65 to +150 | °C | | | | | | |
| Lead Temperature (8 Sec Soldering) | ΤL | 260 | °C | | | | | | |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

 Temperature Derating: "D/DW" Package: -7.0 mW/°C From 65°C To 125°C This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{DD}.

to the range $V_{SS} \le (V_{in} \text{ or } V_{out}) \le V_{DD}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

TRUTH TABLE

| | Input | | | | | | | | | Outpu | Jt | | |
|-----|-------|----|----|----|----|----|----|----|----|-------|----|----|------|
| Ein | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | GS | Q2 | Q1 | QO | Eout |
| 0 | Х | Х | Х | Х | Х | Х | Х | Х | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 1 | Х | Х | Х | Х | Х | Х | Х | 1 | 1 | 1 | 1 | 0 |
| 1 | 0 | 1 | Х | Х | Х | Х | Х | Х | 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | Х | Х | Х | Х | Х | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | Х | Х | Х | Х | 1 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 | Х | Х | Х | 1 | 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | Х | Х | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Х | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |

X = Don't Care



ON Semiconductor®


http://onsemi.com



PIN ASSIGNMENT

| D4 [| 1• | | D V _{DD} |
|-------------------|----|----|-------------------|
| D5 [| 2 | 15 | E _{out} |
| D6 [| 3 | 14 |] GS |
| D7 [| 4 | 13 | D3 🛛 |
| E _{in} [| 5 | 12 |] D2 |
| Q2 [| 6 | 11 | D D1 |
| Q1 [| 7 | 10 | D0 [|
| v _{ss} C | 8 | 9 |] Q0 |

MARKING DIAGRAM



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|----------------|----------------------|-----------------------|
| MC14532BDG | SOIC-16 (Pb-Free) | 48 Units / Rail |
| MC14532BDR2G | SOIC-16 (Pb-Free) | 2500 / Tape & Reel |
| NLV14532BDR2G* | SOIC-16 (Pb-Free) | 2500 / Tape & Reel |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

| | | | | - 5 | 5°C | 25°C | | | 125°C | | |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|-----------------|------------------------|-------------------------------|----------------------|--------------------------------|-------------------------------------------|----------------------|-------------------------------|----------------------|------|
| Characteristic | | Symbol | V _{DD} Vdc | Min | Max | Min | Typ (Note 2) | Max | Min | Max | Unit |
| Output Voltage V _{in} = V _{DD} or 0 | "0" Level | V _{OL} | 5.0 10 15 | - - - | 0.05 0.05 0.05 | - - - | 0 0 0 | 0.05 0.05 0.05 | - - - | 0.05 0.05 0.05 | Vdc |
| $V_{in} = 0 \text{ or } V_{DD}$ | "1" Level | V _{OH} | 5.0 10 15 | 4.95 9.95 14.95 | | 4.95 9.95 14.95 | 5.0 10 15 | | 4.95 9.95 14.95 | _ _ _ | Vdc |
| Input Voltage $(V_0 = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_0 = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_0 = 13.5 \text{ or } 1.5 \text{ Vdc})$ | "0" Level | V _{IL} | 5.0 10 15 | - - - | 1.5 3.0 4.0 | _ _ _ | 2.25 4.50 6.75 | 1.5 3.0 4.0 | - - - | 1.5 3.0 4.0 | Vdc |
| (V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc) | "1" Level | V _{IH} | 5.0 10 15 | 3.5 7.0 11 | - - - | 3.5 7.0 11 | 2.75 5.50 8.25 | - - - | 3.5 7.0 11 | _ _ _ | Vdc |
| $\begin{array}{l} \mbox{Output Drive Current} \\ (V_{OH} = 2.5 \mbox{ Vdc}) \\ (V_{OH} = 4.6 \mbox{ Vdc}) \\ (V_{OH} = 9.5 \mbox{ Vdc}) \\ (V_{OH} = 13.5 \mbox{ Vdc}) \end{array}$ | Source | I _{OH} | 5.0 5.0 10 15 | -3.0 -0.64 -1.6 -4.2 | - - - | -2.4 - 0.51 -1.3 -3.4 | -4.2 -0.88 -2.25 -8.8 | - - - | -1.7 -0.36 -0.9 -2.4 | - - - | mAdc |
| (V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc) | Sink | I _{OL} | 5.0 10 15 | 0.64 1.6 4.2 | - - | 0.51 1.3 3.4 | 0.88 2.25 8.8 | - - - | 0.36 0.9 2.4 | - - - | mAdc |
| Input Current | | l _{in} | 15 | - | ±0.1 | - | ±0.00001 | ±0.1 | - | ±1.0 | μAdc |
| Input Capacitance (V _{in} = 0) | | C _{in} | - | - | - | - | 5.0 | 7.5 | - | - | pF |
| Quiescent Current (Per Package) | | I _{DD} | 5.0 10 15 | - - - | 5.0 10 20 | - - - | 0.005 0.010 0.015 | 5.0 10 20 | - - - | 150 300 600 | μAdc |
| Total Supply Current (Not (Dynamic plus Quiescent Per Package) (C _L = 50 pF on all outputs buffers switching) | , | Ι _Τ | 5.0 10 15 | | | $I_{T} = (3)$ | .74 μA/kHz) .65 μA/kHz) .73 μA/kHz) | f + Inn | | | μAdc |

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 2. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

The formulas given are for the typical characteristics only at 25°C.
To calculate total supply current at loads other than 50 pF:


 $I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$


where: I_T is in μA (per package), C_L in pF, V = (V_{DD} - V_{SS}) in volts, f in kHz is input frequency, and k = 0.005.

SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}, T_A = 25^{\circ}C$) (Note 5)


| Characteristic | Symbol | V _{DD} | Min | Typ (Note 6) | Max | Unit |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------|-----------------|-------------|-------------------|-------------------|------|
| Output Rise and Fall Time t_{TLH} , $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ t_{TLH} , $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ t_{TLH} , $t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$ | t _{TLH} , t _{THL} | 5.0 10 15 | | 100 50 40 | 200 100 80 | ns |
| Propagation Delay Time — E_{in} to E_{out} t_{PLH} , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 120 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 77 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 55 \text{ ns}$ | t _{PLH} , t _{PHL} | 5.0 10 15 | | 205 110 80 | 410 220 160 | ns |
| Propagation Delay Time — E_{in} to GS t_{PLH} , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 90 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.66 \text{ ns/pF}) C_L 57 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 40 \text{ ns}$ | t _{PLH} , t _{PHL} | 5.0 10 15 | | 175 90 65 | 350 180 130 | ns |
| Propagation Delay Time — E_{in} to Q_n t_{PLH} , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 195 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 107 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 75 \text{ ns}$ | t _{PHL} , t _{PLH} | 5.0 10 15 | | 280 140 100 | 560 280 200 | ns |
| Propagation Delay Time — D_n to Q_n t_{PLH} , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 265 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 137 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 85 \text{ ns}$ | t _{PLH} , t _{PHL} | 5.0 10 15 | | 300 170 110 | 600 340 220 | ns |
| Propagation Delay Time — D_n to GS t_{PLH} , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 195 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 107 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 75 \text{ ns}$ | t _{PLH} , t _{PHL} | 5.0 10 15 | - - - | 280 140 100 | 560 280 200 | ns |

The formulas given are for the typical characteristics only at 25°C.
Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.











LOGIC EQUATIONS




Figure 4. Logic Diagram (Positive Logic)




Figure 5. Two MC14532B's Cascaded for 4–Bit Output

DIGITAL TO ANALOG CONVERSION

The digital eight–bit word to be converted is applied to the inputs of the MC14512 with the most significant bit at X7 and the least significant bit at X0. A clock input of up to 2.5 MHz (at $V_{DD} = 10$ V) is applied to the MC14520B. A compromise between I_{bias} for the MC1710 and ΔR between N and P–channel outputs gives a value of R of 33 k Ω . In order to filter out the switching frequencies, RC should be about 1.0 ms (if R = 33 k Ω , C $\approx 0.03 \mu$ F). The analog 3.0 dB bandwidth would then be dc to 1.0 kHz.

ANALOG TO DIGITAL CONVERSION

An analog signal is applied to the analog input of the MC1710. A digital eight-bit word known to represent a digitized level less than the analog input is applied to the MC14512 as in the D to A conversion. The word is incremented at rates sufficient to allow steady state to be reached between incrementations (i.e. 3.0 ms). The output of the MC1710 will change when the digital input represents the first digitized level above the analog input. This word is the digital representation of the analog word.




Figure 6. Digital to Analog and Analog to Digital Converter

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC)





DIMENSIONS: MILLIMETERS

| DOCUMENT NUMBER: | 98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | | | | |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|-------------|--|--|--|--|
| DESCRIPTION: | SOIC-16 | | PAGE 1 OF 1 | | | | |
| ON Semiconductor and 📖 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding | | | | | | | |

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use a a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor houteds for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative