MOSFET – Dual N-Channel, POWERTRENCH[®], SyncFET™

FDS6900AS

General Description

The FDS6900AS is designed to replace two single SO–8 MOSFETs and Schottky diode in synchronous DC:DC power supplies that provide various peripheral voltages for notebook computers and other battery powered electronic devices. FDS6900AS contains two unique 30 V, N–channel, logic level, PowerTrench MOSFETs designed to maximize power conversion efficiency.

The high–side switch (Q1) is designed with specific emphasis on reducing switching losses while the lowside switch (Q2) is optimized to reduce conduction losses. Q2 also includes an integrated Schottky diode using ON Semiconductor's monolithic SyncFET technology.

Features

- Q2: Optimized to Minimize Conduction Losses Includes SyncFET Schottky Body Diode, 8.2 A, 30 V
 - $R_{DS(on)} = 22 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$
 - $R_{DS(on)} = 28 \text{ m}\Omega \text{ at } V_{GS} = 4.5 \text{ V}$
- Q1: Optimized for Low Switching Losses Low Gate Charge (11 nC typical), 6.9 A, 30 V
 - $R_{DS(on)} = 27 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$
 - $R_{DS(on)} = 34 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$
- 100% R_G (Gate Resistance) Tested
- These Devices are Pb-Free and are RoHS Compliant

Specifications

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Q2 Q1		Units
V _{DSS}	Drain-Source Voltage	30 30		V
V_{GSS}	Gate-Source Voltage	±20 ±20		V
I _D	Drain Current - Continuous (Note 1a) - Pulsed	8.2 30	6.9 20	А
P _D	Power Dissipation for Dual Operation	2		W
	Power Dissipation for Single Operation (Note 1a) (Note 1b) (Note 1c)	1	1.6 1 0.9	
T _J , T _{STG}	Operating and Storage Junction Temperature Range	-55 to +150		°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.




ON Semiconductor®

www.onsemi.com



ELECTRICAL CONNECTION



Dual N-Channel SyncFet

MARKING DIAGRAM



FDS6900AS = Specific Device Code
A = Assembly Site
L = Wafer Lot Number
YW = Assembly Start Week

ORDERING INFORMATION

Device	Package	Shipping _†
FDS6900AS	SOIC8 (Pb-Free)	2,500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Units
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	78	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	40	°C/W

	LECTRICAL CHARACTERISTICS	,	Ī	T	T.	ı	T
Symbol	Parameter	Conditions	Type	Min	Тур	Max	Units
OFF CHAR	ACTERISTICS						
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$ $I_D = 250 \mu\text{A}, V_{GS} = 0 \text{ V}$	Q2 Q1	30 30			V
ΔBV_{DSS} / ΔT_{J}	Breakdown Voltage Temperature Coefficient	I_D = 10 mA, referenced to 25°C I_D = 250 μ A, referenced to 25°C	Q2 Q1		27 22		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V	Q2 Q1			500 1	μΑ
I _{GSS}	Gate-Body Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	Q2 Q1			±100	nA
ON CHARA	CTERISTICS (Note 2)			-	•	-	
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}, I_D = 250 \mu\text{A}$	Q2 Q1	1 1	1.9 1.9	3 3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_{J}}/$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 10$ mA, referenced to 25°C $I_D = 250 \mu$ A, referenced to 25°C	Q2 Q1		-3.2 -4.2		mV/°C
R _{DS(on)}	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 8.2 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 8.2 \text{ A}, T_J = 125^{\circ}\text{C}$ $V_{GS} = 4.5 \text{ V}, I_D = 7.6 \text{ A}$	Q2		17 23 21	22 36 28	mΩ
		$V_{GS} = 10 \text{ V}, I_D = 6.9 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 6.9 \text{ A}, T_J = 125^{\circ}\text{C}$ $V_{GS} = 4.5 \text{ V}, I_D = 6.2 \text{ A}$	Q1		22 30 27	27 38 34	
I _{D(on)}	On-State Drain Current	$V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$	Q2 Q1	30 20			А
9FS	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_D = 8.2 \text{ A}$ $V_{DS} = 5 \text{ V}, I_D = 6.9 \text{ A}$	Q2 Q1		25 21		S
DYNAMIC C	HARACTERISTICS						
C _{iss}	Input Capacitance	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Q2 Q1		570 600		pF
C _{oss}	Output Capacitance		Q2 Q1		180 150		pF
C _{rss}	Reverse Transfer Capacitance		Q2 Q1		70 70		pF
R _G	Gate Resistance		Q2 Q1		2.8 2.2	4.9 3.8	Ω
SWITCHING	CHARACTERISTICS (Note 2)			-	•	-	
t _{d(on)}	Turn-On Delay Time	V_{DD} = 15 V, I_{D} = 1 A, V_{GS} = 10 V, R_{GEN} = 6 Ω	Q2 Q1		10 9	19 18	ns
t _r	Turn-On Rise Time]	Q2 Q1		5 4	10 8	ns
t _{d(off)}	Turn-Off Delay Time]	Q2 Q1		26 23	42 32	ns
t _f	Turn-Off Fall Time	1	Q2 Q1		3	6 6	ns


Table 1. ELECTRICAL CHARACTERISTICS (continued) (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Conditions	Type	Min	Тур	Max	Units
WITCHING	G CHARACTERISTICS (Note 2)	•			•		
t _{d(on)}	Turn-On Delay Time	V_{DD} = 15 V, I_{D} = 1 A, V_{GS} = 4.5 V, R_{GEN} = 6 Ω	Q2 Q1		11 10	20 19	ns
t _r	Turn-On Rise Time		Q2 Q1		15 9	27 18	ns
t _{d(off)}	Turn-Off Delay Time		Q2 Q1		16 14	29 25	ns
t _f	Turn-Off Fall Time		Q2 Q1		6 4	12 8	ns
Q _{g(TOT)}	Total Gate Charge at V _{GS} = 10 V	Q2: V _{DS} = 15 V, I _D = 8.2 A Q1: V _{DS} = 15 V, I _D = 6.9 A	Q2 Q1		10 11	15 15	nC
Qg	Total Gate Charge at V _{GS} = 5 V		Q2 Q1		5.8 6.1	8.2 8.5	nC
Q _{gs}	Gate-Source Charge		Q2 Q1		1.6 1.7		nC
Q _{gd}	Gate-Drain Charge		Q2 Q1		2.1 2.2		nC
RAIN-SO	URCE DIODE CHARACTERISTICS AN	D MAXIMUM RATINGS	•	1	•		
IS	Maximum Continuous Drain-Source Diode Forward Current		Q2 Q1			2.3 1.3	А
T _{rr}	Reverse Recovery Time	$I_F = 8.2 \text{ A}, d_{iF}/d_t = 300 \text{ A/}\mu\text{s}$	Q2		15		ns
Q _{rr}	Reverse Recovery Charge	(Note 3)			6		nC
T _{rr}	Reverse Recovery Time	$I_F = 6.9 \text{ A}, d_{iF}/d_t = 100 \text{ A}/\mu\text{s}$	Q1		19		ns
Q _{rr}	Reverse Recovery Charge	(Note 3)			10		nC
V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0V$, $I_S = 2.3$ A (Note 2) $V_{GS} = 0V$, $I_S = 5$ A (Note 2) $V_{GS} = 0V$, $I_S = 1.3$ A (Note 2)	Q2 Q2 Q1		0.6 0.7 0.7	0.7 1.0 1.2	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:

1. $R_{\theta JA}$ is the sum of the junction–to–case and case–to–ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a. 78°C/W when mounted on
 a 0.5 in² pad of 2 oz copper.



b. 125°C/W when mounted on a 0.02 in² pad of 2 oz copper.



c. 135°C/W when mounted on a minimum pad

- 2. Pulse Test: Pulse Width $< 300 \mu s$, Duty cycle < 2.0%.
- 3. See "SyncFET Schottky body diode characteristics" below.

TYPICAL CHARACTERISTICS: Q2




Figure 1. On-Region Characteristics




Figure 3. On–Resistance Variation with Temperature




Figure 5. Transfer Characteristics




Figure 2. On–Resistance Variation with Drain Current and Gate Voltage




Figure 4. On–Resistance Variation with Gate–to–Source Voltage




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

TYPICAL CHARACTERISTICS: Q2 (Continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance Characteristics




Figure 9. Maximum Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Transient Thermal Response Curve

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

TYPICAL CHARACTERISTICS: Q1




Figure 12. On-Region Characteristics




Figure 14. On–Resistance Variation with Temperature




Figure 16. Transfer Characteristics




Figure 13. On–Resistance Variation with Drain Current and Gate Voltage




Figure 15. On–Resistance Variation with Gate–to–Source Voltage




Figure 17. Body Diode Forward Voltage Variation with Source Current and Temperature

TYPICAL CHARACTERISTICS: Q1 (Continued)




Figure 18. Gate Charge Characteristics




Figure 19. Capacitance Characteristics




Figure 20. Maximum Safe Operating Area




Figure 21. Single Pulse Maximum Power Dissipation




Figure 22. Transient Thermal Response Curve

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

TYPICAL CHARACTERISTICS (Continued)

SyncFET Schottky Body Diode Characteristics

ON Semiconductor's SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 23 shows the reverse recovery characteristic of the FDS6900AS.




Figure 23. FDS6900AS SyncFET Body Diode Reverse Recovery Characteristics

Time: 10nS/DIV

For comparison purposes, Figure 24 shows the reverse recovery characteristics of the body diode of an equivalent size MOSFET produced without SyncFET (FDS6690).




Figure 24. Non-SyncFET (FDS6690) Body Diode Reverse Recovery Characteristics

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.




Figure 25. SyncFET Body Diode Reverse Leakage versus Drain-Source Voltage and Temperature

TYPICAL CHARACTERISTICS (Continued)




Figure 26. Unclamped Inductive Load Test Circuit




Figure 27. Unclamped Inductive Waveforms




Figure 28. Gate Charge Test Circuit




Figure 29. Gate Charge Waveform




Figure 30. Switching Time Test Circuit





Figure 31. Switching Time Waveform

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

SyncFET is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative