Single 9-A High-Speed, Low-Side Gate Driver

FAN3121, FAN3122

Description

The FAN3121 and FAN3122 MOSFET drivers are designed to drive N−channel enhancement MOSFETs in low−side switching applications by providing high peak current pulses. The drivers are available with either TTL input thresholds (FAN312xT) or V_{DD}−proportional CMOS input thresholds (FAN312xC). Internal circuitry provides an under−voltage lockout function by holding the output low until the supply voltage is within the operating range.

FAN312x drivers incorporate the MillerDrive™ architecture for the final output stage. This bipolar / MOSFET combination provides the highest peak current during the Miller plateau stage of the MOSFET turn−on / turn−off process.

The FAN3121 and FAN3122 drivers implement an enable function on pin 3 (EN), previously unused in the industry−standard pin−out. The pin is internally pulled up to V_{DD} for active HIGH logic and can be left open for standard operation.

The AEC−Q100 automotive−qualified versions are available in 8−lead SOIC packages with and without exposed pad.

Features

- Industry−Standard Pin−out with Enable Input
- 4.5−V to 18−V Operating Range
- 11.4 A Peak Sink at VDD = 12 V
- 9.7−A Sink / 7.1−A Source at VOUT = 6 V
- Inverting Configuration (FAN3121) and
- Non−Inverting Configuration (FAN3122)
- Internal Resistors Turn Driver Off if No Inputs
- 23−ns / 19−ns Typical Rise/Fall Times (10 nF Load)
- 18 ns to 23 ns Typical Propagation Delay Time
- Choice of TTL or CMOS Input Thresholds
- MillerDrive Technology
- 8−Lead SOIC Package (Pb−Free Finish) with Exposed Pad Option
- Rated from –40°C to +125°C
- Automotive Qualified to AEC−Q100
- These are Pb−Free Devices

Applications

- Synchronous Rectifier Circuits
- High−Efficiency MOSFET Switching
- Switch−Mode Power Supplies
- DC−to−DC Converters
- Motor Control

ON Semiconductor®

www.onsemi.com

SOIC8
CASE 751EB

SOIC−8 EP
CASE 751AC

MARKING DIAGRAM



SOIC8, SOIC−8 EP

A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
▪ = Pb−Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, “G” or microdot “ ▪”, may or may not be present.

ORDERING INFORMATION

See detailed ordering and shipping information on page 17 of this data sheet.

AUTOMOTIVE−QUALIFIED SYSTEMS PIN CONFIGURATIONS



Figure 1. FAN3121 Pin Configuration



Figure 2. FAN3122 Pin Configuration

PACKAGE OUTLINES



Figure 3. SOIC−8 (Top View)



Figure 4. SOIC−8−EP (Top View)

THERMAL CHARACTERISTICS (Note 1)

Package	Θ_{JL} (Note 2)	Θ_{JT} (Note 3)	Θ_{JA} (Note 4)	Ψ_{JB} (Note 5)	Ψ_{JT} (Note 6)	Unit
8−Pin Small Outline Integrated Circuit (SOIC)	38	29	87	41	2.3	°C/W
8−Pin Small Outline Integrated Circuit with Exposed Pad (SOIC−EP)	5.1	75	40	5.1	7	°C/W

1. Estimates derived from thermal simulation; actual values depend on the application.
2. Theta_JL (Θ_{JL}): Thermal resistance between the semiconductor junction and the bottom surface of all the leads (including any thermal pad) that are typically soldered to a PCB.
3. Theta_JT (Θ_{JT}): Thermal resistance between the semiconductor junction and the top surface of the package, assuming it is held at a uniform temperature by a top−side heatsink.
4. Theta_JA (Θ_{JA}): Thermal resistance between junction and ambient, dependent on the PCB design, heat sinking, and airflow. The value given is for natural convection with no heatsink using a 2S2P board, as specified in JEDEC standards JESD51−2, JESD51−5, and JESD51−7, as appropriate.
5. Psi_JB (Ψ_{JB}): Thermal characterization parameter providing correlation between semiconductor junction temperature and an application circuit board reference point for the thermal environment defined in Note 4. For the SOIC−8−EP package, the board reference is defined as the PCB copper connected to the thermal pad and protruding from either end of the package. For the SOIC−8 package, the board reference is defined as the PCB copper adjacent to pin 6.
6. Psi_JT (Ψ_{JT}): Thermal characterization parameter providing correlation between the semiconductor junction temperature and the center of the top of the package for the thermal environment defined in Note 4.

PIN DEFINITIONS

FAN3121	FAN3122	Name	Description
3	3	EN	*Enable Input*. Pull pin LOW to inhibit driver. EN has logic thresholds for both TTL and CMOS IN thresholds.
4, 5	4, 5	GND	*Ground*. Common ground reference for input and output circuits.
2	2	IN	*Input*.
	6, 7	OUT	*Gate Drive Output*. Held LOW unless required input is present and V_{DD} is above the UVLO threshold.
6, 7		$\overline{OUT}$	*Gate Drive Output* (inverted from the input). Held LOW unless required input is present and V_{DD} is above the UVLO threshold.
1, 8	1, 8	V_{DD}	*Supply Voltage*. Provides power to the IC.
		P1	*Thermal Pad (SOIC−8−EP only)*. Exposed metal on the bottom of the package; it is recommended to connect externally on the PCB the Exposed Pad together with the Ground. NOT suitable for carrying current.



Figure 5. FAN3121 Pin Assignments (Repeated)



Figure 6. FAN3122 Pin Assignments (Repeated)

OUTPUT LOGIC

FAN3121		
EN	**IN**	**OUT**
0	0	0
0	1 (Note 7)	0
1 (Note 7)	0	1
1 (Note 7)	1 (Note 7)	0

FAN3122		
EN	**IN**	**OUT**
0	0 (Note 7)	0
0	1	0
1 (Note 7)	0 (Note 7)	0
1 (Note 7)	1	1

7. Default input signal if no external connection is made.

BLOCK DIAGRAM



Figure 7. Block Diagram

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Min	Max	Unit
V_{DD}	V_{DD} to GND	−0.3	20.0	V
V_{EN}	EN to GND	GND − 0.3	V_{DD} + 0.3	V
V_{IN}	IN to GND	GND − 0.3	V_{DD} + 0.3	V
V_{OUT}	OUT to GND	GND − 0.3	V_{DD} + 0.3	V
T_L	Lead Soldering Temperature (10 Seconds)	−	+260	°C
T_J	Junction Temperature	−55	+150	°C
T_{STG}	Storage Temperature	−65	+150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V_{DD}	Supply Voltage Range	4.5	18.0	V
V_{EN}	Enable Voltage EN	0	V_{DD}	V
V_{IN}	Input Voltage IN	0	V_{DD}	V
T_A	Operating Ambient Temperature	−40	+125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

ELECTRICAL CHARACTERISTICS (V_{DD} = 12 V and T_J = −40°C to +125°C unless otherwise noted. Currents are defined as positive into the device and negative out of the device.)

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
SUPPLY						
V_{DD}	Operating Range		4.5	–	18.0	V
I_{DD}	Supply Current, Inputs / EN Not Connected	TTL	–	0.65	1.00	mA
		CMOS (Note 8)	–	0.58	0.85	
V_{ON}	Device Turn−On Voltage (UVLO)		3.5	4.0	4.3	V
V_{OFF}	Device Turn−Off Voltage (UVLO)		3.25	3.75	4.15	V
INPUTS (TTL, FAN312XT) (Note 9)						
V_{IL_T}	INx Logic Low Threshold		0.8	1.0	–	V
V_{IH_T}	INx Logic High Threshold		–	1.7	2.0	V
V_{HYS_T}	TTL Logic Hysteresis Voltage		0.40	0.70	0.85	V
I_{INx_T}	Non−inverting Input Current	IN = 0 V	−1.5	–	1.5	μA
I_{INx_T}	Non−inverting Input Current	IN = V_{DD}	90	120	175	μA
I_{INx_T}	Inverting Input Current	IN = 0 V	−175	−120	−90	μA
I_{INx_T}	Inverting Input Current	IN = V_{DD}	−1.5	–	1.5	μA
INPUTS (CMOS, FAN312xC) (Note 9)						
V_{IL_C}	INx Logic Low Threshold		30	38	–	%V_{DD}
V_{IH_C}	INx Logic High Threshold		–	55	70	%V_{DD}
V_{HYS_C}	CMOS Logic Hysteresis Voltage		12	17	24	%V_{DD}
I_{INx_C}	Non−Inverting Input Current	IN = 0 V	−1.5	–	1.5	μA
I_{INx_C}	Non−Inverting Input Current	IN = V_{DD}	90	120	175	μA
I_{INx_C}	Inverting Input Current	IN = 0 V	−175	−120	−90	μA
I_{INx_C}	Inverting Input Current	IN = V_{DD}	−1.5	–	1.5	μA
ENABLE (FAN3121, FAN3122)						
V_{ENL}	Enable Logic Low Threshold	EN from 5 V to 0 V	1.2	1.6	2.0	V
V_{ENH}	Enable Logic High Threshold	EN from 0 V to 5 V	1.8	2.2	2.6	V
V_{HYS_T}	TTL Logic Hysteresis Voltage		0.20	0.60	0.85	V
R_{PU}	Enable Pull−up Resistance		68	100	134	kΩ
t_{D1}, t_{D2}	Propagation Delay, CMOS EN (Note 10)		6	17	35	ns
t_{D1}, t_{D2}	Propagation Delay, TTL EN (Note 10)		8	22	34	ns
OUTPUTS						
I_{SINK}	OUT Current, Mid−Voltage, Sinking (Note 11)	OUT at V_{DD} / 2, C_{LOAD} = 1.0 μF, f = 1 kHz	–	9.7	–	A
I_{SOURCE}	OUT Current, Mid−Voltage, Sourcing (Note 11)	OUT at V_{DD} / 2, C_{LOAD} = 1.0 μF, f = 1 kHz	–	7.1	–	A
I_{PK_SINK}	OUT Current, Peak, Sinking (Note 11)	C_{LOAD} = 1.0 μF, f = 1 kHz	–	11.4	–	A
I_{PK_SOURCE}	OUT Current, Peak, Sourcing (Note 11)	C_{LOAD} = 1.0 μF, f = 1 kHz	–	10.6	–	A
I_{RVS}	Output Reverse Current Withstand (Note 11)		1500	–	–	mA
t_{RISE}	Output Rise Time (Note 10) CMOS Inputs	C_{LOAD} = 10 nF	–	23	31	ns
t_{FALL}	Output Fall Time (Note 10) CMOS Inputs	C_{LOAD} = 10 nF	–	19	27	ns
t_{RISE}	Output Rise Time (Note 10) TTL Inputs	C_{LOAD} = 10 nF	–	23	36	ns
t_{FALL}	Output Fall Time (Note 10) TTL Inputs	C_{LOAD} = 10 nF	–	19	28	ns
t_{D1}, t_{D2}	Output Propagation Delay, CMOS Inputs	0 – 12 V_{IN}, 1 V/ns Slew Rate	6	18	35	ns

ELECTRICAL CHARACTERISTICS (V_{DD} = 12 V and T_J = −40°C to +125°C unless otherwise noted. Currents are defined as positive into the device and negative out of the device.) (continued)

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
OUTPUTS						
t_{D1}, t_{D2}	Output Propagation Delay, TTL Inputs (Note 10)	0 – 5 V_{IN}, 1 V/ns Slew Rate	9	23	36	ns
V_{OH}	High Level Output Voltage	$V_{OH} = V_{DD} - V_{OUT}$, I_{OUT} = −1 mA	–	15	35	mV
V_{OL}	Low Level Output Voltage	IOUT = 1 mA	–	10	25	mV

8. Lower supply current due to inactive TTL circuitry.
9. EN inputs have modified TTL thresholds; refer to the ENABLE section.
10. *See Timing Diagrams of Figure 8 and Figure 9.*
11. Not tested in production.

TIMING DIAGRAMS



Figure 8. Non−Inverting



Figure 9. Inverting

TYPICAL PERFORMANCE CHARACTERISTICS

(Typical characteristics are provided at 25°C and VDD = 12 V unless otherwise noted)



Figure 10. I_{DD} (Static) vs. Supply Voltage (Note 12)



Figure 11. I_{DD} (Static) vs. Supply Voltage (Note 12)



Figure 12. I_{DD} (No−Load) vs. Frequency



Figure 13. I_{DD} (No−Load) vs. Frequency



Figure 14. I_{DD} (10 nF Load) vs. Frequency



Figure 15. I_{DD} (10 nF Load) vs. Frequency

TYPICAL PERFORMANCE CHARACTERISTICS

(Typical characteristics are provided at 25°C and VDD = 12 V unless otherwise noted) (continued)



Figure 16. I_{DD} (Static) vs. Temperature (Note 12)



Figure 17. I_{DD} (Static) vs. Temperature (Note 12)



Figure 18. Input Thresholds vs. Supply Voltage



Figure 19. Input Thresholds vs. Supply Voltage



Figure 20. Input Thresholds % vs. Supply Voltage



Figure 21. Enable Thresholds vs. Supply Voltage

TYPICAL PERFORMANCE CHARACTERISTICS

(Typical characteristics are provided at 25°C and VDD = 12 V unless otherwise noted) (continued)



Figure 22. CMOS Input Thresholds vs. Temperature



Figure 23. TTL Input Thresholds vs. Temperature



Figure 24. TTL Input Thresholds vs. Temperature



Figure 25. UVLO Thresholds vs. Temperature



Figure 26. UVLO Hysteresis vs. Temperature



Figure 27. Propagation Delay vs. Supply Voltage

TYPICAL PERFORMANCE CHARACTERISTICS

(Typical characteristics are provided at 25°C and VDD = 12 V unless otherwise noted) (continued)



Figure 28. Propagation Delay vs. Supply Voltage



Figure 29. Propagation Delay vs. Supply Voltage



Figure 30. Propagation Delay vs. Supply Voltage



Figure 31. Propagation Delay vs. Supply Voltage



Figure 32. Propagation Delays vs. Temperature



Figure 33. Propagation Delays vs. Temperature

TYPICAL PERFORMANCE CHARACTERISTICS

(Typical characteristics are provided at 25°C and VDD = 12 V unless otherwise noted) (continued)



Figure 34. Propagation Delays vs. Temperature



Figure 35. Propagation Delays vs. Temperature



Figure 36. Propagation Delays vs. Temperature



Figure 37. Fall Time vs. Supply Voltage



Figure 38. Rise Time vs. Supply Voltage



Figure 39. Rise and Fall Time vs. Temperature

TYPICAL PERFORMANCE CHARACTERISTICS

(Typical characteristics are provided at 25°C and VDD = 12 V unless otherwise noted) (continued)



Figure 40. Rise / Fall Waveforms with 10 nF Load



Figure 41. Quasi−Static Source Current with V_{DD} = 12 V (Note 13)



Figure 42. Quasi−Static Sink Current with V_{DD} = 12 V (Note 13)



Figure 43. Quasi−Static Source Current with V_{DD} = 8 V (Note 13)



Figure 44. Quasi−Static Sink Current with V_{DD} = 8 V (Note 13)



Figure 45. Quasi−Static I_{OUT} / V_{OUT} Test Circuit

12. For any inverting inputs pulled LOW, non−inverting inputs pulled HIGH, or outputs driven HIGH; static I_{DD} increases by the current flowing through the corresponding pull−up/down resistor, shown in Figure 7.
13. The initial spike in each current waveform is a measurement artifact caused by the stray inductance of the current−measurement loop.

APPLICATIONS INFORMATION

The FAN3121 and FAN3122 family offers versions in either TTL or CMOS input configuration. In the FAN3121T and FAN3122T, the input thresholds meet industry−standard TTL−logic thresholds independent of the V_{DD} voltage, and there is a hysteresis voltage of approximately 0.7 V. These levels permit the inputs to be driven from a range of input logic signal levels for which a voltage over 2 V is considered logic HIGH. The driving signal for the TTL inputs should have fast rising and falling edges with a slew rate of 6 V/μs or faster, so the rise time from 0 to 3.3 V should be 550 ns or less.

The FAN3121 and FAN3122 output can be enabled or disabled using the EN pin with a very rapid response time. If EN is not externally connected, an internal pull−up resistor enables the driver by default. The EN pin has logic thresholds for parts with either TTL or CMOS IN thresholds.

In the FAN3121C and FAN3122C, the logic input thresholds are dependent on the V_{DD} level and, with V_{DD} of 12 V, the logic rising edge threshold is approximately 55% of V_{DD} and the input falling edge threshold is approximately 38% of V_{DD}. The CMOS input configuration offers a hysteresis voltage of approximately 17% of V_{DD}. The CMOS inputs can be used with relatively slow edges (approaching DC) if good decoupling and bypass techniques are incorporated in the system design to prevent noise from violating the input voltage hysteresis window. This allows setting precise timing intervals by fitting an R−C circuit between the controlling signal and the IN pin of the driver. The slow rising edge at the IN pin of the driver introduces a delay between the controlling signal and the OUT pin of the driver.

Static Supply Current

In the I_{DD} (static) Typical Performance Characteristics, the curves are produced with all inputs / enables floating (OUT is LOW) and indicates the lowest static I_{DD} current for the tested configuration. For other states, additional current flows through the 100 kΩ resistors on the inputs and outputs, as shown in the block diagram *(see Figure 7)*. In these cases, the actual static I_{DD} current is the value obtained from the curves, plus this additional current.

MillerDrive Gate−Drive Technology

FAN312x gate drivers incorporate the MillerDrive architecture shown in Figure 46. For the output stage, a combination of bipolar and MOS devices provide large currents over a wide range of supply voltage and temperature variations. The bipolar devices carry the bulk of the current as OUT swings between 1/3 to 2/3 V_{DD} and the MOS devices pull the output to the HIGH or LOW rail.

The purpose of the Miller Drive architecture is to speed up switching by providing high current during the Miller plateau region when the gate−drain capacitance of the MOSFET is being charged or discharged as part of the turn−on / turn−off process.

For applications with zero voltage switching during the MOSFET turn−on or turn−off interval, the driver supplies high peak current for fast switching, even though the Miller plateau is not present. This situation often occurs in synchronous rectifier applications because the body diode is generally conducting before the MOSFET is switched on.

The output pin slew rate is determined by V_{DD} voltage and the load on the output. It is not user adjustable, but a series resistor can be added if a slower rise or fall time at the MOSFET gate is needed.



Figure 46. Miller Drive Output Architecture

Under−Voltage Lockout (UVLO)

The FAN312x startup logic is optimized to drive ground−referenced N−channel MOSFETs with an under−voltage lockout (UVLO) function to ensure that the IC starts in an orderly fashion. When V_{DD} is rising, yet below the 4.0 V operational level, this circuit holds the output low, regardless of the status of the input pins. After the part is active, the supply voltage must drop 0.25 V before the part shuts down. This hysteresis helps prevent chatter when low V_{DD} supply voltages have noise from the power switching. This configuration is not suitable for driving high−side P−channel MOSFETs because the low output voltage of the driver would turn the P−channel MOSFET on with V_{DD} below 4.0 V.

V_{DD} Bypassing and Layout Considerations

The FAN3121 and FAN3122 are available in either 8−lead SOIC or SOIC8−EP packages. In either package, the V_{DD} pins 1 and 8 and the GND pins 4 and 5 should be connected together on the PCB.

In typical FAN312x gate−driver applications, high−current pulses are needed to charge and discharge the gate of a power MOSFET in time intervals of 50 ns or less. A bypass capacitor with low ESR and ESL should be connected directly between the V_{DD} and GND pins to provide these large current pulses without causing unacceptable ripple on the V_{DD} supply. To meet these requirements in a small size, a ceramic capacitor of 1 μF or larger is typically used, with a dielectric material such as X7R, to limit the change in capacitance over the temperature and / or voltage application ranges.

Figure 47 shows the pulsed gate drive current path when the gate driver is supplying gate charge to turn the MOSFET on. The current is supplied from the local bypass capacitor C_{BYP} and flows through the driver to the MOSFET gate and to ground. To reach the high peak currents possible with the FAN312x family, the resistance and inductance in the path should be minimized. The localized C_{BYP} acts to contain the high peak current pulses within this driver−MOSFET circuit, preventing them from disturbing the sensitive analog circuitry in the PWM controller.



Figure 47. Current Path for MOSFET Turn−On

Figure 48 shows the path the current takes when the gate driver turns the MOSFET off. Ideally, the driver shunts the current directly to the source of the MOSFET in a small circuit loop. For fast turn−off times, the resistance and inductance in this path should be minimized.



Figure 48. Current Path for MOSFET Turn−Off

Operational Waveforms

At power up, the FAN3121 inverting driver shown in Figure 49 holds the output LOW until the V_{DD} voltage reaches the UVLO turn−on threshold, as indicated in Figure 50. This facilitates proper startup control of low−side N−channel MOSFETs.



Figure 49. Inverting Configuration

The OUT pulses' magnitude follows V_{DD} magnitude with the output polarity inverted from the input until steady−state V_{DD} is reached.



Figure 50. Inverting Startup Waveforms

At power up, the FAN3122 non−inverting driver, shown in Figure 51, holds the output LOW until the V_{DD} voltage reaches the UVLO turn−on threshold, as indicated in Figure 52. The OUT pulses magnitude follow V_{DD} magnitude until steady−state V_{DD} is reached.



Figure 51. Non−Inverting Driver



Figure 52. Non−Inverting Startup Waveforms

Thermal Guidelines

Gate drivers used to switch MOSFETs and IGBTs at high frequencies can dissipate significant amounts of power. It is important to determine the driver power dissipation and the resulting junction temperature in the application to ensure that the part is operating within acceptable temperature limits.

The total power dissipation in a gate driver is the sum of two components, P_{GATE} and $P_{DYNAMIC}$:

$$P_{TOTAL} = P_{GATE} + P_{DYNAMIC} \quad \text{(eq. 1)}$$

Gate Driving Loss: The most significant power loss results from supplying gate current (charge per unit time) to switch the load MOSFET on and off at the switching frequency. The power dissipation that results from driving a MOSFET at a specified gate−source voltage, V_{GS}, with gate charge, Q_G, at switching frequency, f_{SW}, is determined by:

$$P_{GATE} = Q_G \cdot V_{GS} \cdot f_{SW} \quad \text{(eq. 2)}$$

Dynamic Pre−drive / Shoot−through Current: A power loss resulting from internal current consumption under dynamic operating conditions, including pin pull−up / pull−down resistors, can be obtained using graphs in Typical Performance Characteristics to determine the current $I_{DYNAMIC}$ drawn from V_{DD} under actual operating conditions:

$$P_{DYMANIC} = I_{DYNAMIC} \cdot V_{DD} \quad \text{(eq. 3)}$$

Once the power dissipated in the driver is determined, the driver junction rise with respect to circuit board can be evaluated using the following thermal equation, assuming ψ_{JB} was determined for a similar thermal design (heat sinking and air flow):

$$T_J = P_{TOTAL} \cdot \Psi_{JB} + T_B \quad \text{(eq. 4)}$$

where:

T_J = driver junction temperature;

ψ_{JB} = (psi) thermal characterization parameter relating temperature rise to total power dissipation; and

T_B = board temperature in location as defined in the Thermal Characteristics table.

In a full−bridge synchronous rectifier application, shown in Figure 53, each FAN3122 drives a parallel combination of two high−current MOSFETs, (such as FDMS8660S). The typical gate charge for each SR MOSFET is 70 nC with $V_{GS} = V_{DD} = 9$ V. At a switching frequency of 300 kHz, the total power dissipation is:

$$P_{GATE} = 2 \cdot 70\ \text{nC} \cdot 9\ \text{V} \cdot 300\ \text{kHz} = 0.378\ \text{W} \quad \text{(eq. 5)}$$

$$P_{DYNAMIC} = 2\ \text{mA} \cdot 9\ \text{V} = 18\ \text{mW} \quad \text{(eq. 6)}$$

$$P_{TOTAL} = 0.396\ \text{W} \quad \text{(eq. 7)}$$

The SOIC−8 has a junction−to−board thermal characterization parameter of $\psi_{JB} = 42°C/W$. In a system application, the localized temperature around the device is a function of the layout and construction of the PCB along with airflow across the surfaces. To ensure reliable operation, the maximum junction temperature of the device must be prevented from exceeding the maximum rating of 150°C; with 80% derating, T_J would be limited to 120°C. Rearranging Equation 4 determines the board temperature required to maintain the junction temperature below 120°C:

$$T_{B,MAX} = T_J - P_{TOTAL} \cdot \Psi_{JB} \quad \text{(eq. 8)}$$

$$T_{B,MAX} = 120°C - 0.396\ \text{W} \cdot 42°C/W = 104°C \quad \text{(eq. 9)}$$

Consider tradeoffs between reducing overall circuit size with junction temperature reduction for increased reliability.

Typical Application Diagrams



Figure 53. Full−Bridge Synchronous Rectification



Figure 54. Hybrid Synchronous Rectification in a Forward Converter

ORDERING INFORMATION

Part Number	Logic	Input Threshold	Package	Shipping†
FAN3121CMX-F085	Inverting Channels + Enable	CMOS	SOIC−8	2.500 / Tape & Reel
FAN3121TMX-F085		TTL	SOIC−8	2.500 / Tape & Reel
FAN3122CMX−F085	Non−Inverting Channels + Enable	CMOS	SOIC−8	2.500 / Tape & Reel
FAN3122TMX−F085		TTL	SOIC−8	2.500 / Tape & Reel
FAN3122TM1X−F085			SOIC−8−EP	2.500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Table 1. RELATED PRODUCTS

Part Number	Type	Gate Drive (Note 14) (Sink/Src)	Input Threshold	Logic	Package (Note 16)
FAN3216T	Dual 2 A	+2.4 A / −1.6 A	TTL	Dual Inverting Channels	SOIC8
FAN3217T	Dual 2 A	+2.4 A / −1.6 A	TTL	Dual Non−Inverting Channels	SOIC8
FAN3226C	Dual 2 A	+2.4 A / −1.6 A	CMOS	Dual Inverting Channels + Dual Enable	SOIC8
FAN3226T	Dual 2 A	+2.4 A / −1.6 A	TTL	Dual Inverting Channels + Dual Enable	SOIC8
FAN3227C	Dual 2 A	+2.4 A / −1.6 A	CMOS	Dual Non−Inverting Channels + Dual Enable	SOIC8
FAN3227T	Dual 2 A	+2.4 A / −1.6 A	TTL	Dual Non−Inverting Channels + Dual Enable	SOIC8
FAN3228C	Dual 2 A	+2.4 A / −1.6 A	CMOS	Dual Channels of Two−Input / One−Output	SOIC8
FAN3228T	Dual 2A	+2.4 A / −1.6 A	TTL	Dual Channels of Two−Input / One−Output	SOIC8
FAN3229C	Dual 2 A	+2.4 A / −1.6 A	CMOS	Dual Channels of Two−Input / One−Output	SOIC8
FAN3229T	Dual 2 A	+2.4 A / −1.6 A	TTL	Dual Channels of Two−Input / One−Output	SOIC8
FAN3268T	Dual 2 A	+2.4 A / −1.6 A	TTL	20 V Non−Inverting Channel (NMOS) and Inverting Channel (PMOS) + Dual Enables	SOIC8
FAN3223C	Dual 4 A	+4.3 A / −2.8 A	CMOS	Dual Inverting Channels + Dual Enable	SOIC8
FAN3213T	Dual 4 A	+4.3 A / −2.8 A	TTL	Dual Inverting Channels	SOIC8
FAN3214T	Dual 4 A	+4.3 A / −2.8 A	TTL	Dual Non−Inverting Channels	SOIC8
FAN3223T	Dual 4 A	+4.3 A / −2.8 A	TTL	Dual Inverting Channels + Dual Enable	SOIC8
FAN3224C	Dual 4 A	+4.3 A / −2.8 A	CMOS	Dual Non−Inverting Channels + Dual Enable	SOIC8
FAN3224T	Dual 4 A	+4.3 A / −2.8 A	TTL	Dual Non−Inverting Channels + Dual Enable	SOIC8, SOIC8−EP
FAN3225C	Dual 4 A	+4.3 A / −2.8 A	CMOS	Dual Channels of Two−Input / One−Output	SOIC8
FAN3225T	Dual 4 A	+4.3 A / −2.8 A	TTL	Dual Channels of Two−Input / One−Output	SOIC8
FAN3121C	Single 9 A	+9.7 A / −7.1 A	CMOS	Single Inverting Channel + Enable	SOIC8
FAN3121T	Single 9 A	+9.7 A / −7.1 A	TTL	Single Inverting Channel + Enable	SOIC8
FAN3122C	Single 9 A	+9.7 A / −7.1 A	CMOS	Single Non−Inverting Channel + Enable	SOIC8
FAN3122T	Single 9 A	+9.7 A / −7.1 A	TTL	Single Non−Inverting Channel + Enable	SOIC8, SOIC8−EP

14. Typical currents with OUT at 6 V and V_{DD} = 12 V.
15. Thresholds proportional to an externally supplied reference voltage.
16. Automotive−qualified F085 versions are offered in SOIC8 packages, some in SOIC−8−EP package

PACKAGE DIMENSIONS

SOIC8
CASE 751EB
ISSUE A

DATE 24 AUG 2017





LAND PATTERN RECOMMENDATION





OPTION A - BEVEL EDGE



OPTION B - NO BEVEL EDGE



DETAIL A
SCALE: 2:1

NOTES:
A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AA.
B) ALL DIMENSIONS ARE IN MILLIMETERS.
C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS.
D) LANDPATTERN STANDARD: SOIC127P600X175-8M

PACKAGE DIMENSIONS

SOIC−8 EP
CASE 751AC
ISSUE D

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.004 IN EXCESS OF MAXIMUM MATERIAL CONDITION.
4. DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 PER SIDE. DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.010 mm PER SIDE.
5. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM. DIMENSIONS D AND E1 ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
6. DATUMS A AND B ARE TO BE DETERMINED AT DATUM H.
7. DIMENSIONS b AND c APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 TO 0.25 FROM THE LEAD TIP.
8. A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.



TOP VIEW



DETAIL A



SIDE VIEW



END VIEW



BOTTOM VIEW



RECOMMENDED MOUNTING FOOTPRINT*

DIM	MILLIMETERS		
	MIN.	NOM..	MAX.
A	1.35	1.55	1.75
A1	−−	0.05	0.10
A2	1.35	1.50	1.65
b	0.31	0.41	0.51
c	0.17	0.21	0.23
D	4.90 BSC		
E	6.00 BSC		
E1	3.90 BSC		
e	1.27 BSC		
F	2.24	2.72	3.20
F1	0.15	0.20	0.25
G	1.55	2.03	2.51
G1	0.41	0.46	0.51
h	0.25	0.38	0.50
L	0.40	0.84	1.27
L1	1.04 REF		
L2	0.25 REF		
Ø	0°	4°	8°

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D."

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT
North American Technical Support:
Voice Mail: 1 800−282−9855 Toll Free USA/Canada
Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:
Phone: 00421 33 790 2910
For additional information, please contact your local Sales Representative

◊