TOSHIBA Memory e-MMC Module

16GB THGBMJG7C1LBAIL

INTRODUCTION

THGBMJG7C1LBAIL is 16GB density of e-MMC Module product housed in 153 ball BGA package. This unit is utilized advanced TOSHIBA NAND flash device(s) and controller chip assembled as Multi Chip Module. THGBMJG7C1LBAIL has an industry standard MMC protocol for easy use.


FEATURES

THGBMJG7C1LBAIL Interface

THGBMJG7C1LBAIL has the JEDEC/MMCA Version 5.1 interface with 1-I/O, 4-I/O and 8-I/O mode.

Pin Connection

P-WFBGA153-1113-0.50 (11.5mm x 13mm, H0.8mm max. package)



Pin Number	Name	Pin Number	Name	Pin Number	Name	Pin Number	Name
A3	DAT0	C2	V _{DDi}	J5	V _{SS}	N4	V _{CCQ}
A4	DAT1	C4	V _{SSQ}	J10	V _{cc}	N5	V _{SSQ}
A5	DAT2	C6	V _{CCQ}	K5	RST_n	P3	V _{CCQ}
A6	Vss	E6	Vcc	K8	V _{SS}	P4	V _{SSQ}
B2	DAT3	E7	Vss	K9	V _{cc}	P5	V _{CCQ}
B3	DAT4	F5	V _{cc}	M4	V _{CCQ}	P6	V _{SSQ}
B4	DAT5	G5	V _{SS}	M5	CMD		
B5	DAT6	H5	DS	M6	CLK		
B6	DAT7	H10	V _{SS}	N2	V _{SSQ}		

NC: No Connect, shall be connected to ground or left floating.

RFU: Reserved for Future Use, shall be left floating for future use.

VSF: Vendor Specific Function, shall be left floating.

Part Number

Available e-MMC Module Product – Part Number

Part Number	Density	Package Size	NAND Flash Type	Weight
THGBMJG7C1LBAIL	16GB	11.5mm x 13mm x 0.8mm(max)	1 x 128Gbit 15nm	0.17g typ.

Temperature

Characteristics	Min	Мах	Unit
Operating temperature	-25	85	°C
Storage temperature	-40	85	°C

Note: Avoid locations where e-MMC devices may be exposed to water (wet, rain, dew condensation, etc).

Performance

X8 mode/ Sequential access(4MByte access size)

Part Number	Density	NAND Flash Type	Interleave	Frequency	Vccq	Typ. Performance [MB/s]	
r art number	Density	INAND Hash type	Operation	/Mode	¥ CCQ	Read	Write
				52MHz/SDR	1.8V	45	45
					3.3V	45	45
THGBMJG7C1LBAIL	16GB	1 x 128Gbit 15nm	Non Interleave		1.8V	90	45
THODINGOTOTEDAIL	IUGB			52MHz/DDR	3.3V	90	45
				HS200	1.8V	180	45
				HS400	1.8V	220	45

Power Supply

Vcc = 2.7V to 3.6V Vccq = 1.7V to 1.95V / 2.7V to 3.6V

Operating Current (RMS)

The measurement for max RMS current is done as average RMS current consumption over a period of 100ms.

Part Number	Density	NAND Flash Type	Interleave Operation	Frequency	Vccq		perating nt [mA]
			Operation	tion /Mode		Icca	Icc
				52MHz/SDR	1.8V	95	40
	1005				3.3V	110	40
THGBMJG7C1LBAIL			Non	52MHz/DDR	1.8V	115	45
	16GB	1 x 128Gbit 15nm	Interleave		3.3V	140	45
				HS200	1.8V	170	55
				HS400	1.8V	215	55

Sleep Mode Current

Part Number	Density	NAND Flash Type		Iccas	[µA]	l _{ccas} +la	_{ccs} [µA]
Part Number	Density	NAND Flash Type	Operation	Typ. Note 1	Max. Note 2	Typ. Note 1	Max. Note 2
THGBMJG7C1LBAIL	16GB	1 x 128Gbit 15nm	Non Interleave	100	510	120	585

Note 1: The conditions of typical values are 25° C and V_{CCQ} = 3.3V or 1.8V.


Note 2: The conditions of maximum values are 85° C and V_{CCQ} = 3.6V or 1.95V.

Product Architecture


The diagram in Figure 1 illustrates the main functional blocks of the THGBMJG7C1LBAIL. Specification of the C_{REG} and recommended values of the C_{VCCC} , and C_{VCCQ} in the Figure 1 are as follows.

Parameter	Symbol	Unit	Min.	Тур.	Max.	Remark
		μF	0.10		2.2 Note 1	Except HS400
V _{DDi} capacitor value		μF	1.00	-	2.2 Note 1	HS400
V _{cc} capacitor value	C _{vcc}	μF	-	2.2 + 0.1	•	
V _{CCQ} capacitor value	Cvccq	μF	-	2.2 + 0.1	-	

Note 1: Toshiba Memory recommends that the value should be usually applied as the value of CREG.








PRODUCT SPECIFICATIONS

Package Dimensions

P-WFBGA153-1113-0.50 (11.5mm x 13mm, H0.8mm max. package) Unit: mm



Density Specifications

Density	Part Number	Interleave Operation	User Area Density [Bytes]	SEC_COUNT in Extended CSD
16GB	THGBMJG7C1LBAIL	Non Interleave	15,758,000,128	0x01D5A000

Note: User area density shall be reduced if enhanced user data area is defined.

Register Informations

OCR Register

OCR bit	VDD Voltage window	Value		
[6:0]	Reserved	000 0000b		
[7]	1.70-1.95 V	1b		
[14:8]	2.0-2.6 V	000 0000b		
[23:15]	2.7-3.6 V	1 1111 1111b		
[28:24]	Reserved	0 0000b		
[30:29]	Access Mode	10b		
[31]	(card power up status bit (busy)) ^{Note}			

Note: This bit is set to LOW if the Device has not finished the power up routine.

CID Register

CID-slice	Name	Field	Width	Value
[127:120]	Manufacturer ID	MID	8	0001 0001b
[119:114]	Reserved	-	6	0b
[113:112]	Device/BGA	CBX	2	01b
[111:104]	OEM/Application ID	OID	8	0b
[103:56]	Product name	PNM	48	0x30 31 36 47 42 30 (016GB0)
[55:48]	Product revision	PRV	8	0x00
[47:16]	Product serial	PSN	32	Serial number
[15:8]	Manufacturing date	MDT	8	see-JEDEC Specification
[7:1]	CRC7 checksum	CRC	7	CRC7
[0]	Not used, always '1'	-	1	1b

CSD Register

CSD-slice	Name	Field	Width	Cell Type	Value
[127:126]	CSD structure	CSD_STRUCTURE	2	R	0x3
[125:122]	System specification version	SPEC_VERS	4	R	0x4
[121:120]	Reserved	-	2	R	0x0
[119:112]	Data read access-time 1	TAAC	8	R	0x27
[111:104]	Data read access-time 2 in CLK cycles (NSAC * 100)	NSAC	8	R	0x00
[103:96]	Max. bus clock frequency	TRAN_SPEED	8	R	0x32
[95:84]	Device command classes	CCC	12	R	0x8F5
[83:80]	Max. read data block length	READ_BL_LEN	4	R	0x9
[79:79]	Partial blocks for read allowed	READ_BL_PARTIAL	1	R	0x0
[78:78]	Write block misalignment	WRITE_BLK_MISALIGN	1	R	0x0
[77:77]	Read block misalignment	READ_BLK_MISALIGN	1	R	0x0
[76:76]	DSR implemented	DSR_IMP	1	R	0x0
[75:74]	Reserved	-	2	R	0x0
[73:62]	Device size	C_SIZE	12	R	0xFFF
[61:59]	Max. read current @ VDD min.	VDD_R_CURR_MIN	3	R	0x7
[58:56]	Max. read current @ VDD max.	VDD_R_CURR_MAX	3	R	0x7
[55:53]	Max. write current @ VDD min.	VDD_W_CURR_MIN	3	R	0x7
[52:50]	Max. write current @ VDD max.	VDD_W_CURR_MAX	3	R	0x7
[49:47]	Device size multiplier	C_SIZE_MULT	3	R	0x7
[46:42]	Erase group size	ERASE_GRP_SIZE	5	R	0x1F
[41:37]	Erase group size multiplier	ERASE_GRP_MULT	5	R	0x1F
[36:32]	Write protect group size	WP_GRP_SIZE	5	R	0x07
[31:31]	Write protect group enable	WP_GRP_ENABLE	1	R	0x1
[30:29]	Manufacturer default ECC	DEFAULT_ECC	2	R	0x0
[28:26]	Write speed factor	R2W_FACTOR	3	R	0x1
[25:22]	Max. write data block length	WRITE_BL_LEN	4	R	0x9
[21:21]	Partial blocks for write allowed	WRITE_BL_PARTIAL	1	R	0x0
[20:17]	Reserved		4	R	0x0
[16:16]	Content protection application	CONTENT_PROT_APP	1	R	0x0
[15:15]	File format group	FILE_FORMAT_GRP	1	R/W	0x0
[14:14]	Copy flag (OTP)	COPY	1	R/W	0x0
[13:13]	Permanent write protection	PERM_WRITE_PROTECT	1	R/W	0x0
[12:12]	Temporary write protection	TMP_WRITE_PROTECT	1	R/W/E	0x0
[11:10]	File format	FILE_FORMAT	2	R/W	0x0
[9:8]	ECC code	ECC	2	R/W/E	0x0
[7:1]	CRC	CRC	7	R/W/E	CRC
[0]	Not used, always '1'	-	1	-	0x1

Extended CSD Register

CSD-slice	Name	Field	Size (Bytes)	Cell Type	Value
[511:506]	Reserved	-	6	-	All 'O'
[505]	Extended Security Commands Error	EXT_SECURITY_ERR	1	R	0x00
[504]	Supported Command Sets	S_CMD_SET	1	R	0x01
[503]	HPI features	HPI_FEATURES	1	R	0x01
[502]	Background operations support	BKOPS_SUPPORT	1	R	0x01
[501]	Max_packed read commands	MAX_PACKED_READS	1	R	0x3F
[500]	Max_packed write commands	MAX_PACKED_WRITES	1	R	0x3F
[499]	Data Tag Support	DATA_TAG_SUPPORT	1	R	0x01
[498]	Tag Unit Size	TAG_UNIT_SIZE	1	R	0x03
[497]	Tag Resource Size	TAG_RES_SIZE	1	R	0x00
[496]	Context management capabilities	CONTEXT_CAPABILITIES	1	R	0x7F
[495]	Large Unit size	LARGE_UNIT_SIZE_M1	1	R	0x00
[494]	Extended partitions attribute support	EXT_SUPPORT	1	R	0x03
[493]	Supported modes	SUPPORTED_MODES	1	R	0x01
[492]	FFU features	FFU_FEATURES	1	R	0x00
[491]	Operation codes timeout	OPERATION_CODES_TIMEOUT	1	R	0x00
[490:487]	FFU Argument	FFU_ARG	4	R	0xFFFFFFFF
[486]	Barrier support	BARRIER_SUPPORT	1	R	0x01
[485:309]	Reserved		177	-	All 'O'
[308]	CMD Queuing Support	CMDQ_SUPPORT	1	R	0x01
[307]	CMD Queuing Depth	CMDQ_DEPTH	1	R	0x1F
[306]	Reserved	-	1	-	0x00
[305:302]	Number of FW sectors correctly programmed	NUMBER_OF_FW_SECTORS_C ORRECTLY_PROGRAMMED	4	R	All '0'
[301:270]	Vendor proprietary health report	VENDOR_PROPRIETARY _HEALTH_REPORT	32	R	All '0'
[269]	Device life time estimation type B	DEVICE_LIFE_TIME_EST_TYP_B	1	R	0x00
[268]	Device life time estimation type A	DEVICE_LIFE_TIME_EST_TYP_A	1	R	0x01
[267]	Pre EOL information	PRE_EOL_INFO	1	R	0x01
[266]	Optimal read size	OPTIMAL_READ_SIZE	1	R	0x08
[265]	Optimal write size	OPTIMAL_WRITE_SIZE	1	R	0x08
[264]	Optimal trim unit size	OPTIMAL_TRIM_UNIT_SIZE	1	R	0x01
[263:262]	Device version	DEVICE_VERSION	2	R	0x01
[261:254]	Firmware version	FIRMWARE_VERSION	8	R	0x03
[253]	Power class for 200MHz, DDR at V_{CC} =3.6V	PWR_CL_DDR_200_360	1	R	0xCC
[252:249]	Cache size	CACHE_SIZE	4	R	0x00001000
[248]	Generic CMD6 timeout	GENERIC_CMD6_TIME	1	R	0x0A
[247]	Power off notification(long) timeout	POWER_OFF_LONG_TIME	1	R	0x32
[246]	Background operations status	BKOPS_STATUS	1	R	0x00
[245:242]	Number of correctly programmed sectors	CORRECTLY _PRG_SECTORS_NUM	4	R	0x00000000
[241]	1 st initialization time after partitioning	INI_TIMEOUT_AP	1	R	0x1E

THGBMJG7C1LBAIL

CSD-slice	Name	Field	Size (Bytes)	Cell Type	Value
[240]	Cache Flushing Policy	CACHE_FLUSH_POLICY	1	R	0x01
[239]	Power class for 52MHz, DDR at 3.6V	PWR_CL_DDR_52_360	1	R	0x66
[238]	Power class for 52MHz, DDR at 1.95V	PWR_CL_DDR_52_195	1	R	0xBB
[237]	Power class for 200MHz, at VCCQ =1.95V, VCC = 3.6V	PWR_CL_200_195	1	R	0xBB
[236]	Power class for 200MHz, at VCCQ=1.3V, VCC = 3.6V	PWR_CL_200_130	1	R	0xBB
[235]	Minimum Write Performance for 8bit at 52MHz in DDR mode	MIN_PERF_DDR_W_8_52	1	R	0x00
[234]	Minimum Read Performance for 8bit at 52MHz in DDR mode	MIN_PERF_DDR_R_8_52	1	R	0x64
[233]	Reserved	-	1	-	0x00
[232]	TRIM Multiplier	TRIM_MULT	1	R	0x01
[231]	Secure Feature support	SEC_FEATURE_SUPPORT	1	R	0x55
[230]	Secure Erase Multiplier	SEC_ERASE_MULT	1	R	0xF3
[229]	Secure TRIM Multiplier	SEC_TRIM_MULT	1	R	0xF7
[228]	Boot information	BOOT_INFO	1	R	0x07
[227]	Reserved	-	1	R	0x00
[226]	Boot partition size	BOOT_SIZE_MULTI	1	R	0x20
[225]	Access size	ACC_SIZE	1	R	0x08
[224]	High-capacity erase unit size	HC_ERASE_GRP_SIZE	1	R	0x08
[223]	High-capacity erase timeout	ERASE_TIMEOUT_MULT	1	R	0x11
[222]	Reliable write sector count	REL_WR_SEC_C	1	R	0x01
[221]	High-capacity write protect group size	HC_WP_GRP_SIZE	1	R	0x01
[220]	Sleep current (V _{CC})	S_C_VCC	1	R	0x07
[219]	Sleep current (V _{ccq})	S_C_VCCQ	1	R	0x09
[218]	Production state awareness timeout	PRODUCTION_STATE _AWARENESS_TIMEOUT	1	R	0x0A
[217]	Sleep/awake timeout	S_A_TIMEOUT	1	R	0x14
[216]	Sleep Notification Timeout	SLEEP_NOTIFICATION_TIME	1	R	0x10
[215:212]	Sector Count	SEC_COUNT	4	R	0x01D5A000
[211]	Sector Write Protection Information	SECURE_WP_INFO	1	R	0x01
[210]	Minimum Write Performance for 8bit at 52MHz	MIN_PERF_W_8_52	1	R	0x00
[209]	Minimum Read Performance 8bit at 52MHz	MIN_PERF_R_8_52	1	R	0x78
[208]	Minimum Write Performance for 8bit at 26MHz, for 4bit at 52MHz	MIN_PERF_W_8_26_4_52	N_PERF_W_8_26_4_52 1		0x00
[207]	Minimum Read Performance for 8 bit at 26MHz, for 4bit at 52MHz	MIN_PERF_R_8_26_4_52	1	R	0x46
[206]	Minimum Write Performance for 4bit at 26MHz	MIN_PERF_W_4_26	MIN_PERF_W_4_26 1		0x00
[205]	Minimum Read Performance for 4bit at 26MHz	MIN_PERF_R_4_26	1	R	0x1E

© 2019 Toshiba Memory Corporation

THGBMJG7C1LBAIL

CSD-slice	Name	Field	Size (Bytes)	Cell Type	Value
[204]	Reserved	-	1	-	0x00
[203]	Power class for 26MHz at 3.6V	PWR_CL_26_360	1	R	0x55
202]	Power class for 52MHz at 3.6V	PWR_CL_52_360	1	R	0x55
201]	Power class for 26MHz at 1.95V	PWR_CL_26_195	1	R	0xBB
200]	Power class for 52MHz at 1.95V	PWR_CL_52_195	1	R	0xBB
199]	Partition switching timing	PARTITION_SWITCH_TIME	1	R	0x0A
198]	Out-of-interrupt busy timing	OUT_OF_INTERRUPT_TIME	1	R	0x0A
197]	I/O Driver Strength	DRIVER_STRENGTH	1	R	0x1F
196]	Device Type	DEVICE_TYPE	1	R	0x57
195]	Reserved	-	1	- 1	0x00
194]	CSD structure version	CSD_STRUCTURE	1	R	0x02
193]	Reserved	-	1		0x00
192]	Extended CSD revision	EXT_CSD_REV	1	R	0x08
191]	Command Set	CMD_SET	1	R/W/E_P	0x00
190]	Reserved	-	1	-	0x00
189]	Command set revision	CMD_SET_REV	1	R	0x00
188]	Reserved	-	1	-	0x00
187]	Power class Note 1	POWER_CLASS	1	R/W/E_P	0x00
186]	Reserved	-	1	-	0x00
185]	High-speed interface timing	HS_TIMING	1	R/W/E_P	0x00
184]	Strobe Support	STROBE_SUPPORT	1	R	0x01
183]	Bus width mode	BUS_WIDTH	1	W/E_P	0x00
182]	Reserved	-	1	-	0x00
181]	Erased memory content	ERASED_MEM_CONT	1	R	0x00
180]	Reserved		1	-	0x00
[179]	Partition configuration	PARTITION_CONFIG	1	R/W/E & R/W/E_P	0x00
[178]	Boot config protection	BOOT_CONFIG_PROT	1	R/W & R/W/C_P	0x00
177]	Boot bus Conditions	BOOT_BUS_CONDITIONS	1	R/W/E	0x00
176]	Reserved	-	1	-	0x00
175]	High-density erase group definition	ERASE_GROUP_DEF	1	R/W/E_P	0x00
174]	Boot write protection status registers	BOOT_WP_STATUS	1	R	0x00
173]	Boot area write protection register	BOOT_WP	1	R/W & R/W/C_P	0x00
172]	Reserved	-	1	-	0x00
171]	User area write protection register	USER_WP	1	R/W, R/W/C_P & R/W/E_P	0x00
170]	Reserved	-	1	-	0x00
169]	FW configuration	FW_CONFIG	1	R/W	0x00

THGBMJG7C1LBAIL

CSD-slice	Name	Field	Size (Bytes)	Cell Type	Value
[168]	RPMB Size	RPMB_SIZE_MULT	1	R	0x20
[167]	Write reliability setting register	WR_REL_SET	1	R/W	0x1F
[166]	Write reliability parameter register	WR_REL_PARAM	1	R	0x15
[165]	Start Sanitize operation	SANITIZE_START	1	W/E_P	0x00
[164]	Manually start background operations	BKOPS_START	1	W/E_P	0x00
[163]	Enable background operations handshake	BKOPS_EN	1	R/W & R/W/E	0x00
[162]	H/W reset function	RST_n_FUNCTION	1	R/W	0x00
[161]	HPI management	HPI_MGMT	1	R/W/E_P	0x00
[160]	Partitioning Support	PARTITIONING_SUPPORT	1	R	0x07
[159:157]	Max Enhanced Area Size Note 2	MAX_ENH_SIZE_MULT	3	R	0x000757
[156]	Partitions attribute	PARTITIONS_ATTRIBUTE	1	R/W	0x00
[155]	Partitioning Setting	PARTITION_SETTING_COMPLET ED	1	R/W	0x00
[154:143]	General Purpose Partition Size Note 3	GP_SIZE_MULT	12	R/W	0x00
[142:140]	Enhanced User Data Area Size Note 4	ENH_SIZE_MULT	3	R/W	0x00
[139:136]	Enhanced User Data Start Address	ENH_START_ADDR	4	R/W	0x00
[135]	Reserved		1	-	0x00
[134]	Bad Block Management mode	SEC_BAD_BLK_MGMNT	1	R/W	0x00
[133]	Production state awareness Note 6	PRODUCTION_STATE _AWARENESS	1	R/W/E	0x00
[132]	Package Case Temperature is controlled Note 1	TCASE_SUPPORT	1	W/E_P	0x00
[131]	Periodic Wake-up Note 1	PERIODIC_WAKEUP	1	R/W/E	0x00
[130]	Program CID/CSD in DDR mode support	PROGRAM_CID_CSD_DDR_SUP PORT	1	R	0x01
[129:128]	Reserved		2	-	All 'O'
[127:64]	Vendor Specific Fields	VENDOR_SPECIFIC_FIELD	64	-	-
[63]	Native sector size	NATIVE_SECTOR_SIZE	1	R	0x01
[62]	Sector size emulation	USE_NATIVE_SECTOR	1	R/W	0x00
[61]	Sector size	DATA_SECTOR_SIZE	1	R	0x00
[60]	1st initialization after disabling sector size emulation	INI_TIMEOUT_EMU	1	R	0x0A
[59]	Class 6 commands control	CLASS_6_CTRL	1	R/W/E_P	0x00
[58]	Number of addressed group to be Released	DYNCAP_NEEDED	1	R	0x00
[57:56]	Exception events control	EXCEPTION_EVENTS_CTRL	2	R/W/E_P	0x00
[55:54]	Exception events status	EXCEPTION_EVENTS_STATUS	2	R	All '0'
[53:52]	Extended partitions attribute Note 1	EXT_PARTITIONS_ATTRIBUTE	2	R/W	0x00
[51:37]	Context configuration	CONTEXT_CONF	15	R/W/E_P	0x00
[36]	Packed command status	PACKED_COMMAND_STATUS	1	R	0x00
[35]	Packed command failure index	PACKED_FAILURE_INDEX	1	R	0x00
[34]	Power Off Notification Note 5	POWER_OFF_NOTIFICATION	1	R/W/E_P	0x00
[33]	Control to turn the Cache ON/OFF	CACHE_CTRL	1	R/W/E_P	0x00

© 2019 Toshiba Memory Corporation

CSD-slice	Name	Field	Size (Bytes)	Cell Type	Value
[32]	Flushing of the cache	FLUSH_CACHE	1	W/E_P	0x00
[31]	Control to turn the Barrier ON/OFF	BARRIER_CTRL	1	R/W	0x00
[30]	Mode config	MODE_CONFIG	1	R/W/E_P	0x00
[29]	Mode operation codes	MODE_OPERATION_CODES	1	W/E_P	0x00(not support. Return switch error)
[28:27]	Reserved	-	2	-	All 'O'
[26]	FFU status	FFU_STATUS	1	R	0x00
[25:22]	Pre loading data size Note 6	PRE_LOADING_DATA_SIZE	4	R/W/E_P	0x00757000
[21:18]	Max pre loading data size	MAX_PRE_LOADING_DATA _SIZE	4	R	0x00757000
[17]	Product state awareness enablement Note 6	PRODUCT_STATE _AWARENESS_ENABLEMENT	1	R/W/E &R	0x03
[16]	Secure Removal Type	SECURE_REMOVAL_TYPE	1	R/W & R	0x39
[15]	Command Queue Mode Enable	CMDQ_MODE_EN	1	R/W/E_P	0x00
[14:0]	Reserved	-	15	-	All '0'

Note 1: Although these fields can be re-written by host, TOSHIBA Memory e-MMC does not support.

Note 2: Max Enhanced Area Size (MAX_ENH_SIZE_MULT [159:157]) has to be calculated by following formula.

Max Enhanced Area = MAX_ENH_SIZE_MULT x HC_WP_GRP_SIZE x HC_ERASE_GRP_SIZE x 512kBytes

 $\sum_{i=1}^{4} \text{Enhanced general partition size}(i) + \text{Enhanced user data area} \leq Max \text{ enhanced area}$

Note 3: General Purpose Partition Size (GP_SIZE_MULT_GP0 - GP_SIZE_MULT_GP3 [154:143]) has to be calculated by following formula.

General_Purpose_Partition_X Size = (GP_SIZE_MULT_X_2 x 2¹⁶ + GP_SIZE_MULT_X_1 x 2⁸ + GP_SIZE_MULT_X_0 x 2⁰) x HC_WP_GRP_SIZE x HC_ERASE_GRP_SIZE x 512kBytes

Note 4: Enhanced User Data Area Size (ENH_SIZE_MULT [142:140]) has to be calculated by following formula.

Enhanced User Data Area x Size = (ENH_SIZE_MULT_2 x 2¹⁶ + ENH_SIZE_MULT_1 x 2⁸ + ENH_SIZE_MULT_0 x 2⁰) x HC_WP_GRP_SIZE x HC_ERASE_GRP_SIZE x 512kBytes

Note 5: Toshiba Memory recommends to issue the Power Off Notification before turning off the device, especially when cache is on or AUTO_EN(BKOPS_EN[163]:bit1) is set to '1b'.

- Note 6: Pre loading data size = PRE_LOADING_DATA_SIZE x Sector Size
 - Pre-loading data size should be multiple of 4KB and the pre-loading data should be written by multiple of 4KB chunk size, aligned with 4KB address. This is because the valid data size will be treated as 4KB when host writes data less than 4KB.
 - If the host continues to write data in Normal state (after it wrote PRE_LOADING_DATA_SIZE amount of data) and before soldering, the pre-loading data might be corrupted after soldering.
 - If a power cycle is occurred during the data transfer, the amount of data written to device is not clear. Therefore in this case, host should erase the entire pre-loaded data and set again PRE_LOADING_DATA_SIZE[25:22], PRODUCTION_STATE_AWARENESS[133], and PRODUCT_STATE_AWARENESS_ENABLEMENT[17].

ELECTRICAL CHARACTERISTICS

DC Characteristics

Absolute Maximum Ratings

The absolute maximum ratings of a semiconductor device are a set of specified parameter values, which must not be exceeded during operation, even for an instant.

If any of these rating would be exceeded during operation, the device electrical characteristics may be irreparably altered and the reliability and lifetime of the device can no longer be guaranteed. Moreover, these operations with exceeded ratings may cause break down, damage, and/or degradation to any other equipment. Applications using the device should be designed such that each maximum rating will never be exceeded in any operating conditions. Before using, creating, and/or producing designs, refer to and comply with the precautions and conditions set forth

in this document.

Parameter	Symbol	Test Conditions	Min	Max	Unit
Supply voltage 1	V _{cc}	-	-0.5	4.1	V
Supply voltage 2	V _{CCQ}	-	-0.5	4.1	V
Voltage Input	V _{IO}	-	-0.5	V _{CCQ} +0.5(≤4.1)	V

General

Parameter	Symbol	Test Conditions	Min	Max	Unit
Peak voltage on all lines	-	-	-0.5	V _{CCQ} +0.5	V
All Inputs					
Input Leakage Current (before initialization sequence Note 1 and/or the internal pull up resistors connected)	-		-100	100	μΑ
Input Leakage Current (after initialization sequence and the internal pull up resistors disconnected)	-		-2	2	μΑ
All Outputs					
Output Leakage Current (before initialization sequence)	-	-	-100	100	μΑ
Output Leakage Current (after initialization sequence)		-	-2	2	μΑ

Note 1: Initialization sequence is defined in Power-Up chapter of JEDEC/MMCA Standard

Power Supply Voltage

Parameter	Symbol	Test Conditions	Min	Мах	Unit
Supply voltage 1	V _{cc}	-	2.7	3.6	V
Supply voltage 2	Vccq		1.7	1.95	V
Supply voltage 2	V CCQ	-	2.7	3.6	V

Note 1: Once the power supply V_{CC} or V_{CCQ} falls below the minimum guaranteed voltage (for example, upon sudden power fail), the voltage level of V_{CC} or V_{CCQ} shall be kept less than 0.5 V for at least 1ms before it goes beyond 0.5 V again.

Note 2: The host and device I/O power (V_{CCQ}) shall be provided from same power supply.




Supply Current

Demorra		Cumhal	Interleave	Mada	v	м	lin	м	ax	Unit								
Parame	eter	Symbol	Operation	Mode	V _{CCQ}	lccq	lcc	lccq	lcc	Unit								
				SDR	1.8V	_	_	95	15	mA								
				SDR	3.3V	_	_	110	15	IIIA								
	Read		Non Interleave	DDR	1.8V	_	_	115	20	mA								
Reau	Reau	IROP Non Inte	Non Interleave DDR	Non interieave	DDR	3.3V	_		140	20	IIIA							
					HS200	1.8V	_		170	35	mA							
Operation				HS400	1.8V	_		215	40	mA								
(RMS)				000	1.8V	_		60	40									
			Meite hurse	Non Interleave	S	SDR	3.3V	_	_	65	40	mA						
		Write I _{WOP} Non			DDR	1.8V	_	-	65	45								
	white	WOP	Non meneave		Non interieave	Non meneave	Non meneave	Non meneave	Non meneave	Non interieave	Non inteneave	Non meneave	Non inteneave DDR	3.3V	_		70	45
				HS200	1.8V		-	75	55	mA								
				HS400	1.8V		1	80	55	mA								

Internal resistance and Device capacitance

Parameter	Symbol	Test Conditions	Min	Max	Unit
Single device capacitance	CDEVICE	-	-	6	pF
Internal pull up resistance DAT1 – DAT7	Rint	-	10	150	kΩ

Bus Signal Levels



Open-Drain Mode Bus Signal Level

Parameter	Symbol	Min	Мах	Unit	Conditions
Output HIGH voltage	Vон	V _{CCQ} - 0.2	_	V	Note 1
Output LOW voltage	Vol	I	0.3	V	IoL = 2 mA

Note 1: Because V_{OH} depends on external resistance value (including outside the package), this value does not apply as device specification. Host is responsible to choose the external pull-up and open drain resistance value to meet V_{OH} Min value.

Push-Pull Mode Bus Signal Level (High-Voltage)

Parameter	Symbol	Min	Мах	Unit	Conditions
Output HIGH voltage	Vон	0.75 * V _{CCQ}	_	V	IOH = -100 μA @ V _{ccq} min
Output LOW voltage	Vol		0.125 * V _{CCQ}	V	IOL = 100 μA @ V _{CCQ} min
Input HIGH voltage	Vih	0.625 * V _{CCQ}	V _{CCQ} + 0.3	V	
Input LOW voltage	VIL	Vss - 0.3	0.25 * V _{CCQ}	V	

Push-Pull Mode Bus Signal Level (Dual-Voltage)

Parameter	Symbol	Min	Мах	Unit	Conditions
Output HIGH voltage	Vон	V _{CCQ} - 0.45	_	V	IOH = -2mA
Output LOW voltage	Vol	—	0.45	V	IOL = 2mA
Input HIGH voltage	Vін	0.65 * Vccq	Vccq + 0.3	V	
Input LOW voltage	VIL	Vss - 0.3	0.35 * Vccq	V	

© 2019 Toshiba Memory Corporation

Driver Types Definition

In JEDEC, Driver Type-0 is defined as mandatory for e-MMC HS200&HS400 Device. While four additional Driver Types (1, 2, 3 and 4) are defined as optional, to allow the support of wider Host loads. The Host may select the most appropriate Driver Type of the Device (if supported) to achieve optimal signal integrity performance.

Driver Type-0 is targeted for transmission line, based distributed system with 50Ω nominal line impedance. Therefore, it is defined as 50Ω nominal driver. The nominal line impedance should be kept as 50Ω even if Driver Type would be changed.

For HS200, when tested with $C_L = 15pF$ Driver Type-0 shall meet all AC characteristics and HS200 Device output timing requirements. The test circuit defined in section 10.5.4.3 of JEDEC/MMCA Standard 5.1 is used for testing of Driver Type-0.

For HS400, when tested with the reference load defined in page 27 HS400 reference load figure, Driver Type-0 or Driver Type-1 or Driver Type-4 shall meet all AC characteristics and HS400 Device output timing requirements.


Driver Type	TOSHIBA e-MMC	Nominal Impedance (Driver strength)	Approximated driving capability compared to Type-0	Remark
0	Supported	50 Ω (18mA)	x1	Default Driver Type
1	Supported	33 Ω (27mA)	x1.5	Recommendation at HS400 under the condition of JEDEC standard reference load.
2	Supported	66 Ω (14mA)	x0.75	
3	Supported	100 Ω (9mA)	x0.5	
4	Supported	40 Ω (23mA)	x1.2	Recommendation at HS400 under the condition of JEDEC standard reference load.

Note: Nominal impedance is defined by I-V characteristics of output driver at 0.9V when $V_{CCQ} = 1.8V$.

*The most suitable setting for user's operating environment should be selected.

At HS400, Toshiba Memory recommends Driver Type-1 and Type-4. This is because they meet all AC characteristics and Device output timing requirements under the condition of JEDEC standard reference load.

Bus Timing



Data must always be sampled on the rising edge of the clock

Device Interface Timings (High-speed interface timing)

Parameter	Symbol	Min	Max	Unit	Remark					
Clock CLK Note 1										
Clock frequency Data Transfer Mode (PP) Note 2	f _{pp}	0	52 Note 3	MHz	C _L ≤ 30pF Tolerance: +100kHz					
Clock frequency Identification Mode (OD)	fop	0	400	kHz	Tolerance: +20kHz					
Clock high time	twн	6.5	-	ns	C _L ≤ 30pF					
Clock low time	t _{WL}	6.5	—	ns	C _L ≤ 30pF					
Clock rise time Note 4	tт∟н	-	3	ns	C∟ ≤ 30pF					
Clock fall time	tтнL	Í	3	ns	C∟ ≤ 30pF					
Inputs CMD, DAT (referenced to CLK)					•					
Input set-up time	tisu	3	—	ns	C _L ≤ 30pF					
Input hold time	tін	3	_	ns	C _L ≤ 30pF					
Outputs CMD, DAT (referenced to CLK)										
Output Delay time during Data Transfer	tODLY		13.7	ns	C∟ ≤ 30pF					
Output hold time	toн	2.5	_	ns	C∟ ≤ 30pF					
Signal rise time Note 5	t _{rise}		3	ns	CL ≤ 30pF					
Signal fall time	t _{fall}	_	3	ns	CL ≤ 30pF					

Note 1: CLK timing is measured at 50% of V_{CCQ} .

Note 2: This product shall support the full frequency range from 0 MHz - 26 MHz, or 0 MHz - 52 MHz.

Note 3: Device can operate as high-speed interface timing at 26MHz clock frequency.

Note 4: CLK rise and fall times are measured by min (V_{IH}) and max (V_{IL}).

Note 5: Inputs CMD, DAT rise and fall times area measured by min (V_{IH}) and max (V_{IL}), and outputs CMD, DAT rise and fall times are measured by min (V_{OH}) and max (V_{OL}).

Device Interface Timings (Backward-compatible interface timing)

Parameter	Symbol	Min	Max	Unit	Remark Note 1
Clock CLK Note 2					
Clock frequency Data Transfer Mode (PP) Note 3	f _{pp}	0	26	MHz	C∟ ≤ 30pF
Clock frequency Identification Mode (OD)	fod	0	400	kHz	
Clock high time	twн	10	_	ns	C∟ ≤ 30pF
Clock low time	t _{WL}	10	_	ns	C _L ≤ 30pF
Clock rise time Note 4	tтLн	—	10	ns	C∟ ≤ 30pF
Clock fall time	tтнL	—	10	ns	C∟ ≤ 30pF
Inputs CMD,DAT (referenced to CLK)					
Input set-up time	tisu	3	-	ns	C∟ ≤ 30pF
Input hold time	tıн	3		ns	C∟ ≤ 30pF
Outputs CMD,DAT (referenced to CLK)					
Output set-up time Note 5	tosu	11.7	_	ns	C∟ ≤ 30pF
Output hold time Note 5	t _{OH}	8.3	-	ns	C _L ≤ 30pF

Note 1: The e-MMC must always start with the backward-compatible interface timing. The timing mode can be switched to high-speed interface timing by the host sending the SWITCH command (CMD6) with the argument for high-speed interface select.

Note 2: CLK timing is measured at 50% of V_{CCQ} .


Note 3: For compatibility with e-MMCs that support the v4.2 standard or earlier, host should not use >26MHz before switching to high-speed interface timing.

Note 4: CLK rise and fall times are measured by min (VIH) and max (VIL).

Note 5: tosu and toH are defined as values from clock rising edge. However, the e-MMC device will utilize clock falling edge to output data in backward compatibility mode. Therefore, it is recommended for hosts either to set twL value as long as possible within the range which will not go over tck - toH(min) in the system or to use slow clock frequency, so that host could have data set up margin for the device.

Toshiba e-MMC device utilize clock falling edge to output data in backward compatibility mode.


Host should optimize the timing in order to have data set up margin as follows.





Bus Timing for DAT signals for during 2x data rate operation

These timings applies to the DAT[7:0] signals only when the device is configured for dual data mode operation. In this dual data mode, the DAT signals operates synchronously of both the rising and the falling edges of CLK. The CMD signal still operates synchronously of the rising edge of CLK and therefore complies with the bus timing specified in High-speed interface timing or Backward-compatible interface timing.



In DDR mode data on DAT[7:0] lines are sampled on both edges of the clock (not applicable for CMD line).

Parameter	Symbol	Min	Max	Unit	Remark			
Input CLK Note 1								
Clock duty cycle		45	55	%	Includes jitter, phase noise			
Clock rise time	t _{TLH}	_	3	ns	C∟ ≤ 30pF			
Clock fall time	t _{THL}	_	3	ns	C _L ≤ 30pF			
Input CMD (referenced to CLK-SDR mode)								
Input set-up time	t _{ISUddr}	3	_	ns	C _L ≤ 20pF			
Input hold time	t _{IHddr}	3	_	ns	C _L ≤ 20pF			
Output CMD (referenced to CLK-SDR mode)								
Output delay time during data transfer	t _{ODLY}	—	13.7	ns	C _L ≤ 20pF			
Output hold time	t _{он}	2.5	_	ns	C _L ≤ 20pF			
Signal rise time	t _{RISE}	_	3	ns	C _L ≤ 20pF			
Signal fall time	t _{FALL}	_	3	ns	C _L ≤ 20pF			

High-speed dual data rate interface timings

© 2019 Toshiba Memory Corporation

THGBMJG7C1LBAIL

Parameter	Symbol	Min	Max	Unit	Remark					
Input DAT (referenced to CLK-DDR mode)										
Input set-up time	t _{ISUddr}	2.5	_	ns	C _L ≤ 20pF					
Input hold time	t _{IHddr}	2.5	_	ns	C _L ≤ 20pF					
Output DAT (referenced to CLK-DDR mode)	-									
Output delay time during data transfer	t _{ODLYddr}	1.5	7	ns	C _L ≤ 20pF					
Signal rise time (all signals) Note 2	t _{RISE}		2	ns	C _L ≤ 20pF					
Signal fall time (all signals)	t _{FALL}		2	ns	C∟ ≤ 20pF					


Note 1: CLK timing is measured at 50% of $V_{\mbox{\tiny CCQ}}$

Note 2: Inputs DAT rise and fall times are measured by min (V_{IH}) and max (V_{IL}), and outputs DAT rise and fall times are measured by min (V_{OH}) and max (V_{OL}).

Bus Timing Specification in HS200 mode

HS200 Clock Timing

Host CLK Timing in HS200 mode shall conform to the timing specified in following figure and Table. CLK input shall satisfy the clock timing over all possible operation and environment conditions. CLK input parameters should be measured while CMD and DAT lines are stable high or low, as close as possible to the Device. The maximum frequency of HS200 is 200MHz. Hosts can use any frequency up to the maximum that HS200 mode allows.




Note 1: VIH denote VIH(min.) and VIL denotes VIL(max.).

Note 2: $V_T = 50\%$ of V_{CCQ} , indicates clock reference point for timing measurements.

Symbol	Min	Мах	Unit	Remark
t PERIOD	5		ns	200MHz (max.), between rising edges
tт∟н, tтн∟		0.2 * tperiod	ns	t_{TLH} , $t_{THL} < 1$ ns (max.) at 200MHz, C_{DEVICE} =6pF, The absolute maximum value of t_{TLH} , t_{THL} is 10ns regardless of clock frequency.
Duty Cycle	30	70	%	

HS200 Device Input Timing



Note 1: t_{ISU} and t_{IH} are measured at $V_{IL}(max)$ and $V_{IH}(min)$. Note 2: V_{IH} denote $V_{IH}(min)$ and V_{IL} denotes $V_{IL}(max)$.


Symbol	Min	Max	Unit	Remark
tisu	1.40	-	ns	C _{DEVICE} ≤ 6pF
tıн	0.8		ns	C _{DEVICE} ≤ 6pF

© 2019 Toshiba Memory Corporation

HS200 Device Output Timing

tPH parameter is defined to allow device output delay to be longer than tPERIOD. After initialization, the tPH may have random phase relation to the clock. The Host is responsible to find the optimal sampling point for the Device outputs, while switching to the HS200 mode.


While setting the sampling point of data, a long term drift, which mainly depends on temperature drift, should be considered. The temperature drift is expressed by Δ_{TPH} . Output valid data window (tvw) is available regardless of the drift (Δ_{TPH}) but position of data window varies by the drift.



Note: VOH denotes VOH(min) and VOL denotes VOL(max).

Symbol	Min	Max	Unit	Remark Note 1
tрн	0	2	UI	Device output momentary phase from CLK input to CMD or DAT lines output. Does not include a long term temperature drift.
∆трн	-350 (ΔT = -20 °C)	+1550 (ΔT = 90 °C)	ps	Delay variation due to temperature change after tuning. Total allowable shift of output valid window (t_{VW}) from last system Tuning procedure. Δ_{TPH} is 2600ps for ΔT from -25 °C to 125 °C during operation.
t∨w	0.575		UI	t _{WW} =2.88ns at 200MHz Using test circuit in following figure including skew among CMD and DAT lines created by the Device. Host path may add Signal Integrity induced noise, skews, etc. Expected t _{WW} at Host input is larger than 0.475UI.

Note 1: Unit Interval (UI) is one bit nominal time. For example, UI=5ns at 200 MHz.




Note 1: C_L is total equivalent lumped capacitance for each Driver.

Note 2: C_L incorporates device die load, device package load and equivalent lumped load external to the device.

Note 3: In distributed transmission lines only part of the line capacitance considered as load for the Driver.



Δ_{TPH} consideration




Implementation Guide:

Host should design to avoid sampling errors that may be caused by the Δ_{TPH} drift. It is recommended to perform tuning procedure while Device wakes up, after sleep. One simple way to overcome the Δ_{TPH} drift is by reduction of operating frequency.

Bus Timing Specification in HS400 mode

HS400 Input Timing

The CMD input timing for HS400 mode is the same as CMD input timing for HS200 mode.




Note: $V_T = 50\%$ of V_{CCQ}, indicates clock reference point for timing measurements.

Parameter	Symbol	Min	Мах	Unit	Remark
Input CLK		•			
Cycle time data transfer mode	tPERIOD	5	7	ns	200 MHz(max), between rising edges With respect to $V_{\rm T}$
Slew rate	SR	1.125	-	V/ns	With respect to VIH/VIL
Duty cycle distortion	t _{CKDCD}	0.0	0.3	ns	Allowable deviation from an ideal 50% duty cycle. With respect to V_T Includes jitter, phase noise
Minimum pulse width	tскмрw	2.2		ns	With respect to VT
Input DAT (referenced to CLK					
Input set-up time	tıs∪ddr	0.4	-	ns	$C_{DEVICE} \le 6 \text{ pF}$ With respect to V_{IH}/V_{IL}
Input hold time	tihddr	0.4		ns	C _{DEVICE} ≤ 6 pF With respect to V _{IH} /V _{IL}
Slew rate	SR	1.125	-	V/ns	With respect to VIH/VIL



HS400 Device Output Timing

The Data Strobe is used to read data in HS400 mode. The Data Strobe is toggled only during data read or CRC status response.




Note: $V_T = 50\%$ of V_{CCQ}, indicates clock reference point for timing measurements.

Parameter	Symbol	Min	Мах	Unit	Remark
Data Strobe					
Cycle time data transfer mode	t _{PERIOD}	5		ns	200 MHz(max), between rising edges With respect to V_T
Slew rate	SR	1.125	—	V/ns	With respect to V _{OH} /V _{OL} and HS400 reference load
Duty cycle distortion	t _{DSDCD}	0.0	0.2	ns	Allowable deviation from the input CLK duty cycle distortion(t_{CKDCD}) With respect to V_T Includes jitter, phase noise
Minimum pulse width	t _{DSMPW}	2.0	-	ns	With respect to VT
Output DAT (referenced to Dat	a Strobe)				•
Output skew	t _{RQ}	-	0.4	ns	With respect to V_{OH}/V_{OL} and HS400 reference load
Output hold skew	t _{RQH}	_	0.4	ns	With respect to V_{OH}/V_{OL} and HS400 reference load
Slew rate	SR	1.125	-	V/ns	With respect to $V_{\text{OH}}/V_{\text{OL}}$ and HS400 reference load

HS400 Device Command Output Timing


The Data Strobe is used to response of any command in HS400 mode.




Note: $V_T = 50\%$ of V_{CCQ}, indicates clock reference point for timing measurements.

Parameter	Symbol	Min	Max	Unit	Remark
Data Strobe					
Cycle time data transfer mode	tperiod	5	-	ns	200 MHz(max), between rising edges With respect to V_T
Slew rate	SR	1.125	_	V/ns	With respect to V_OH/VoL and HS400 reference load
Duty cycle distortion	t _{DSDCD}	0.0	0.2	ns	Allowable deviation from the input CLK duty cycle distortion(t_{CKDCD}) With respect to V_T Includes jitter, phase noise
Minimum pulse width	t DSMPW	2.0	-	ns	With respect to V_T
CMD Response (referenced to	o Data Strobe)				
Output skew (CMD)	trq_cmd	-	0.4	ns	With respect to V_{OH}/V_{OL} and HS400 reference load
Output hold skew (CMD)	trqh_cmd	—	0.4	ns	With respect to V_{OH}/V_{OL} and HS400 reference load
Slew rate	SR	1.125	-	V/ns	With respect to $V_{\text{OH}}/V_{\text{OL}}$ and HS400 reference load








HS400 Capacitance


The Data Strobe is used to read data in HS400 mode. The Data Strobe is toggled only during data read or CRC status response.

Parameter	Symbol	Min	Тур.	Max	Unit	Remark			
Pull-up resistance for CMD	Rcmd	4.7		100 Note 1	kΩ				
Pull-up resistance for DAT0-7	R _{DAT}	10		100 Note 1	kΩ				
Pull-down resistance for Data Strobe	R _{DS}	10		100 Note 1	kΩ				
Internal pull up resistance DAT1-DAT7	Rint	10		150	kΩ				
Single Device capacitance	CDEVICE			6	pF				
Note 1: Recommended maximum value is 50 kΩ for 1.8 V interface supply voltages.									

Overshoot/Undershoot Specification

		Vccq	Unit
		1.70V - 1.95V	
Maximum peak amplitude allowed for overshoot area. (See Figure Overshoot/Undershoot definition)	Max	0.9	V
Maximum peak amplitude allowed for undershoot area. (See Figure Overshoot/Undershoot definition)	Max	0.9	V
Maximum area above V _{ccq} (See Figure Overshoot/Undershoot definition)	Max	1.5	V-ns
Maximum area below V _{SSQ} (See Figure Overshoot/Undershoot definition)	Max	1.5	V-ns





*1: Device will detect the rising edge of RST_n signal to trigger internal reset sequence.

H/W Reset Timings

Symbol	Parameter	Min	Мах	Unit
t _{RSTW}	RST_n pulse width	1		μs
t _{RSCA}	RST_n to Command time	200 Note 1	_	μs
t _{RSTH}	RST_n high period (interval time)	1		μs


Note 1: 74 cycles of clock signal required before issuing CMD1 or CMD0 with argument 0xFFFFFFA.

Note 2: During the device internal initialization sequence right after power on, device may not be able to detect RST_n signal,

because the device may not complete loading RST_n_ENABLE bits of the extended CSD register into the controller yet.



Power-up sequence



Power-up parameter

Parameter	Symbol	Min	Max	Remark
Supply power-up for 3.3V	t _{PRUH}	5 µs	35 ms	-
Supply power-up for 1.8V	t _{PRUL}	5 µs	25 ms	-



Functional restrictions

- Pre loading data size is limited to MAX_PRE_LOADING_DATA_SIZE[21-18] regardless of using Production State Awareness function.
- MAX_PRE_LOADING_DATA_SIZE[21-18] value will change when host sets Enhanced User area Partition.

Reliability Guidance

This reliability guidance is intended to notify some guidance related to using raw NAND flash. Although random bit errors may occur during use, it does not necessarily mean that a block is bad. Generally, a block should be marked as bad when a program status failure or erase status failure is detected. The other failure modes may be recovered by a block erase. ECC treatment for read data is mandatory due to the following Data Retention and Read Disturb failures.

-Write/Erase Endurance

Write/Erase endurance failures may occur in a cell, page, or block, and are detected by doing a status read after either an auto program or auto block erase operation. The cumulative bad block count will increase along with the number of write/erase cycles.

-Data Retention

The data in memory may change after a certain amount of storage time. This is due to charge loss or charge gain. After block erasure and reprogramming, the block may become usable again. Also write/erase endurance deteriorates data retention capability. The figure below shows a generic trend of relationship between write/erase endurance and data retention.



-Read Disturb

A read operation may disturb the data in memory. The data may change due to charge gain. Usually, bit errors occur on other pages in the block, not the page being read. After a large number of read cycles (between block erases), a tiny charge may build up and can cause a cell to be soft programmed to another state. After block erasure and reprogramming, the block may become usable again.

Considering the above failure modes, Toshiba Memory recommends following usage:

- Please avoid any excessive iteration of resets and initialization sequences (Device identification mode) as far as possible after power-on, which may result in read disturb failure. The resets include hardware resets and software resets.

e.g.1) Iteration of the following command sequence, CMD0 - CMD1 ---

- The assertion of CMD1 implies a count of internal read operation in Raw NAND. CMD0: Reset command, CMD1: Send operation command
- e.g.2) Iteration of the following commands, CMD30 and/or CMD31 CMD30: Send status of write protection bits, CMD31: Send type of write protection

Document Revision History

Rev.0.1 January 31st, 2019 - Released as preliminary revision

RESTRICTIONS ON PRODUCT USE

Toshiba Memory Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the " Reliability Information" in Toshiba Memory Corporation's website and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

TOSHIBA MEMORY CORPORATION