- Single-Chip TIA/EIA-232-F Interface for IBM ${ }^{\text {TM }}$ PC/AT ${ }^{\text {™ }}$ Serial Port
- Designed to Transmit and Receive 4- $\mu \mathrm{s}$ Pulses (Equivalent to 256 kbit/s)
- Less Than 21-mW Power Consumption
- Wide Supply-Voltage Range . . . 4.75 V to 15 V
- Driver Output Slew Rates Are Internally Controlled to $30 \mathrm{~V} / \mu \mathrm{s}$ Max
- Receiver Input Hysteresis ... 1000 mV Typical
- TIA/EIA-232-F Bus-Pin ESD Protection


## Exceeds:

- 15-kV, Human-Body Model
- Three Drivers and Five Receivers Meet or Exceed the Requirements of TIA/EIA-232-F and ITU V. 28
- Complements the SN75LP196
- Designed to Replace the Industry-Standard SN75185 and SN75C185 With the Same Flow-Through Pinout
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Dual-In-Line (N) Packages

DB, DW, OR N PACKAGE
(TOP VIEW)


## description

The SN75LP1185 is a low-power bipolar device containing three drivers and five receivers, with 15 kV of ESD protection on the bus pins with respect to each other. Bus pins are defined as those pins that tie directly to the serial-port connector, including GND. The pinout matches the flow-through design of the industry-standard SN75185 and SN75C185. The flow-through pinout of the SN75LP1185 allows easy interconnection of the UART and serial-port connector of the IBM PC/AT and compatibles. The SN75LP1185 provides a rugged, low-cost solution for this function with the combination of the bipolar processing and 15 kV of ESD protection.
The SN75LP1185 has internal slew-rate control to provide a maximum rate of change in the output signal of $30 \mathrm{~V} / \mu \mathrm{s}$. The driver output swing is nominally clamped at $\pm 6 \mathrm{~V}$ to enable the higher data rates associated with this device and to reduce EMI emissions. Even though the driver outputs are clamped, they can handle voltages up to $\pm 15 \mathrm{~V}$ without damage. All the logic inputs can accept $3.3-\mathrm{V}$ or $5-\mathrm{V}$ input signals.

The SN75LP1185 complies with the requirements of TIA/EIA-232-F and ITU V.28. These standards are for data interchange between a host computer and peripheral at signaling rates up to $20 \mathrm{kbit} / \mathrm{s}$. The switching speeds of the SN75LP1185 support rates up to 256 kbit/s.
The SN75LP1185 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

AVAILABLE OPTIONS

| $\mathbf{T}_{\mathbf{A}}$ | PACKAGED DEVICES |  |  |
| :---: | :---: | :---: | :---: |
|  | PLASTIC SHRINK <br> SMALL-OUTLINE <br> (DB) | PLASTIC <br> SMALL OUTLINE <br> (DW) | PLASTIC <br> DIP <br> (N) |
|  | SN75LP1185DBR | SN75LP1185DW | SN75LP1185N |

The DB package is only available taped and reeled. The DW package also is available taped and reeled. Add the suffix R to device type (e.g., SN75LP1185DWR).

Function Tables
DRIVER

| INPUT <br> DA | OUTPUT <br> DY |
| :---: | :---: |
| $H$ | L |
| L | H |
| Open | L |

RECEIVER

| INPUT <br> RA | OUTPUT <br> RY |
| :---: | :---: |
| H | L |
| L | H |
| Open | H |

logic diagram (positive logic)


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values are with respect to network ground terminal, unless otherwise noted.
2. Per MIL-STD-883, Method 3015.7
3. The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions

|  |  |  | MIN | NOM |
| :--- | ---: | ---: | ---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | MApply voltage (see Note 4) | MNIT |  |  |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage (see Note 5) | 4.75 | 5 | 5.25 |
| $\mathrm{~V}_{\mathrm{SS}}$ | Supply voltage (see Note 5) | 9 | 12 | 15 |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | DA | V |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | -9 | -12 | -15 |
| $\mathrm{~V}_{\mathrm{I}}$ | Receiver input voltage | 2 | V |  |
| $\mathrm{I}_{\mathrm{OH}}$ | High-level output current | DA |  | V |
| $\mathrm{I}_{\mathrm{OL}}$ | Low-level output current | RA | -25 | 0.8 |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | RY | V |  |

NOTES: 4. $\mathrm{V}_{\mathrm{CC}}$ cannot be greater than $\mathrm{V}_{\mathrm{DD}}$.
5. The device operates down to $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}$ and $\left|\mathrm{V}_{\mathrm{SS}}\right|=\mathrm{V}_{\mathrm{CC}}$, but supply currents increase and other parameters may vary slightly from the data sheet limits.

## supply currents over the recommended operating conditions (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current for $\mathrm{V}_{\mathrm{CC}}$, ICC | No load, <br> All inputs at minimum $\mathrm{V}_{\mathrm{OH}}$ or maximum $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{DD}}=9 \mathrm{~V}$, | $\mathrm{V}_{S S}=-9 \mathrm{~V}$ |  |  | 1000 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, | $\mathrm{V}_{\text {SS }}=-12 \mathrm{~V}$ |  |  | 1000 |  |
| Supply current for V ${ }_{\text {DD }}$, IDD |  | $\mathrm{V}_{\mathrm{DD}}=9 \mathrm{~V}$, | $\mathrm{V}_{S S}=-9 \mathrm{~V}$ |  |  | 800 |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, | $\mathrm{V}_{S S}=-12 \mathrm{~V}$ |  |  | 800 |  |
| Supply current for VSS, ISS |  | $\mathrm{V}_{\mathrm{DD}}=9 \mathrm{~V}$, | $\mathrm{V}_{S S}=-9 \mathrm{~V}$ |  |  | -625 |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, | $\mathrm{V}_{S S}=-12 \mathrm{~V}$ |  |  | -625 |  |

driver electrical characterisitics over the recommended operating conditions (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS |  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | High-level output voltage | $\begin{array}{\|l} \mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \\ \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega, \\ \text { See Figure } 1 \end{array}$ | $\mathrm{V}_{\mathrm{DD}}=9 \mathrm{~V}$, | $\mathrm{V}_{S S}=-9 \mathrm{~V}$ | 5 | 5.8 | 6.6 | V |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, | $\mathrm{V}_{\text {SS }}=-12 \mathrm{~V}, \quad$ See Note 6 | 5 | 5.8 | 6.6 |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega, \\ & \text { See Figure } 1 \\ & \hline \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=9 \mathrm{~V}$, | $\mathrm{V}_{S S}=-9 \mathrm{~V}$ | -5 | -5.8 | -6.9 | V |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, | $\mathrm{V}_{\text {SS }}=-12 \mathrm{~V}, \quad$ See Note 6 | -5 | -5.9 | -6.9 |  |
| ${ }_{1 / \mathrm{H}}$ | High-level input current | $V_{1}$ at $V_{\text {CC }}$ |  |  |  |  | 1 | $\mu \mathrm{A}$ |
| IIL | Low-level input current | $V_{1}$ at GND |  |  |  |  | -1 | $\mu \mathrm{A}$ |
| $\mathrm{IOS}(\mathrm{H})$ | Short-circuit high-level output current | $\mathrm{V}_{\mathrm{O}}=\mathrm{GND}$ or $\mathrm{V}_{\text {SS }}$, |  | See Figure 2 and Note 7 |  | -30 | -55 | mA |
| $\mathrm{los}(\mathrm{L})$ | Short-circuit low-level output current | $\mathrm{V}_{\mathrm{O}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{DD}}$, |  | See Figure 2 and Note 7 |  | 30 | 55 | mA |
| $\mathrm{r}_{0}$ | Output resistance | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{CC}}=0$, |  | $\mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}$ | 300 |  |  | $\Omega$ |

NOTES: 6. Maximum output swing is clamped nominally at $\pm 6 \mathrm{~V}$ to enable the higher data rates associated with this device and to reduce EMI emissions. The driver outputs may slightly exceed the maximum output voltage over the full $\mathrm{V}_{\mathrm{CC}}$ and temperature ranges.
7. Not more than one output should be shorted at one time.
driver switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

|  | PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPHL | Propagation delay time, high- to low-level output | $R_{L}=3 \mathrm{k} \Omega$ to $7 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, See Figure 1 |  | 300 | 800 | 1600 | ns |
| tPLH | Propagation delay time, low- to high-level output | $R_{L}=3 \mathrm{k} \Omega$ to $7 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, See Figure 1 |  | 300 | 800 | 1600 | ns |
| ${ }^{\text {t }}$ L H | Transition time, low- to high-level output | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, <br> $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, <br> $\mathrm{V}_{\mathrm{SS}}=-12 \mathrm{~V}$, <br> $R_{L}=3 \mathrm{k} \Omega$ to $7 \mathrm{k} \Omega$, <br> See Figure 1 and <br> Note 9 | Using $\mathrm{V}_{\mathrm{TR}}=10 \%$-to- $90 \%$ transition region, Driver speed $=250 \mathrm{kbit} / \mathrm{s}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, See Note 8 | 375 |  | 2240 | ns |
|  |  |  | Using $\mathrm{V}_{\mathrm{TR}}= \pm 3 \mathrm{~V}$ transition region, Driver speed $=250 \mathrm{kbit} / \mathrm{s}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 200 |  | 1500 |  |
|  |  |  | Using $\mathrm{V}_{\mathrm{TR}}= \pm 2 \mathrm{~V}$ transition region, Driver speed $=250 \mathrm{kbit} / \mathrm{s}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 133 |  | 1000 |  |
|  |  |  | Using $\mathrm{V}_{\mathrm{TR}}= \pm 3 \mathrm{~V}$ transition region, Driver speed $=125 \mathrm{kbit} / \mathrm{s}, \mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}$ |  |  | 2750 |  |
| ${ }_{\text {t }}$ HL | Transition time, high- to low-level output | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, <br> $V_{D D}=12 \mathrm{~V}$, <br> $\mathrm{V}_{\mathrm{SS}}=-12 \mathrm{~V}$, <br> $R_{L}=3 \mathrm{k} \Omega$ to $7 \mathrm{k} \Omega$, <br> See Figure 1 and <br> Note 9 | Using $\mathrm{V}_{\mathrm{TR}}=10 \%$-to- $90 \%$ transition region, Driver speed $=250 \mathrm{kbit} / \mathrm{s}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, See Note 8 | 375 |  | 2240 | ns |
|  |  |  | Using $\mathrm{V}_{\mathrm{TR}}= \pm 3 \mathrm{~V}$ transition region, Driver speed $=250 \mathrm{kbit} / \mathrm{s}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 200 |  | 1500 |  |
|  |  |  | Using $\mathrm{V}_{\mathrm{TR}}= \pm 2 \mathrm{~V}$ transition region, Driver speed $=250 \mathrm{kbit} / \mathrm{s}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 133 |  | 1000 |  |
|  |  |  | Using $\mathrm{V}_{\mathrm{TR}}= \pm 3 \mathrm{~V}$ transition region, Driver speed $=125 \mathrm{kbit} / \mathrm{s}, \mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}$ |  |  | 2750 |  |
| SR | Output slew rate | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{SS}}=-12 \mathrm{~V} \end{aligned}$ | Using $\mathrm{V}_{\mathrm{TR}}= \pm 3 \mathrm{~V}$ transition region, Driver speed $=0$ to $250 \mathrm{kbit/} / \mathrm{s}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 4 | 20 | 30 | V/us |

NOTES: 8. Equivalent to the SN75C185. The SN75LP1185 output-voltage swing is clamped to about $70 \%$ of the typical SN75C185 output-voltage swing, and the specified limits reflect the reduced output swing.
9. Maximum output swing is limited to $\pm 6 \mathrm{~V}$ to enable the higher data rates associated with this device and to reduce EMI emissions.
receiver electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{~T}_{+}}$ | Positive-going input threshold voltage | See Figure 3 | 1.6 | 2 | 2.55 | V |
| $\mathrm{V}_{\text {IT }}$ | Negative-going input threshold voltage | See Figure 3 | 0.6 | 1 | 1.45 | V |
| $\mathrm{V}_{\mathrm{HYS}}$ | Input hysteresis, $\mathrm{V}_{\text {IT }+} \mathrm{V}_{\text {IT }}$ | See Figure 3 | 600 | 1000 |  | mV |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{IOH}=-1 \mathrm{~mA}$ | 2.5 | 3.9 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{IOL}=2 \mathrm{~mA}$ |  | 0.33 | 0.5 | V |
| IIH | High-level input current | $\mathrm{V}_{1}=3 \mathrm{~V}$ | 0.43 | 0.6 | 1 | mA |
|  |  | $\mathrm{V}_{1}=25 \mathrm{~V}$ | 3.6 | 5.1 | 8.3 |  |
| IIL | Low-level input current | $\mathrm{V}_{1}=-3 \mathrm{~V}$ | -0.43 | -0.6 | -1 | mA |
|  |  | $\mathrm{V}_{\mathrm{I}}=-25 \mathrm{~V}$ | -3.6 | -5.1 | -8.3 |  |
| $\mathrm{IOS}(\mathrm{H})$ | Short-circuit high-level output current | $\mathrm{V}_{\mathrm{O}}=0, \quad$ See Figure 5 and Note 7 |  |  | -20 | mA |
| $\mathrm{los}(\mathrm{L})$ | Short-circuit low-level output current | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}, \quad$ See Figure 5 and Note 7 |  |  | 20 | mA |
| R IN | Input resistance | $\mathrm{V}_{\text {I }}= \pm 3 \mathrm{~V}$ to $\pm 25 \mathrm{~V}$ | 3 | 5 | 7 | k $\Omega$ |

NOTE 7: Not more than one output should be shorted at one time.

## LOW-POWER MULTIPLE RS-232 DRIVERS AND RECEIVERS

SLLS335A - JANUARY 1999 - REVISED JANUARY 2001
receiver switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 4)

| PARAMETER |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tphL | Propagation delay time, high- to low-level output |  | 400 | 900 | ns |
| tpLH | Propagation delay time, low- to high-level output |  | 400 | 900 | ns |
| tTLH | Transition time, low- to high-level output |  | 200 | 500 | ns |
| t THL | Transition time, high- to low-level output |  | 200 | 400 | ns |
| tSK(p) | Pulse skew \|tPLH - tphLl |  | 200 | 425 | ns |

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics:
For $\mathrm{C}_{\mathrm{L}}<1000 \mathrm{pF}: \mathrm{t}_{\mathrm{w}}=4 \mu \mathrm{~s}, \mathrm{PRR}=250 \mathrm{kbit} / \mathrm{s}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$, $\mathrm{t}_{\mathrm{r}}$ and $\mathrm{t}_{\mathrm{f}}<50 \mathrm{~ns}$.
For $\mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF}: \mathrm{t}_{\mathrm{w}}=8 \mu \mathrm{~s}, \mathrm{PRR}=125 \mathrm{kbit} / \mathrm{s}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$, $\mathrm{t}_{\mathrm{r}}$ and $\mathrm{t}_{\mathrm{f}}<50 \mathrm{~ns}$.
B. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.

Figure 1. Driver Parameter Test Circuit and Waveform


Figure 2. Driver los Test



Figure 3. Receiver $\mathrm{V}_{\mathrm{IT}}$ Test

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: $\mathrm{t}_{\mathrm{w}}=4 \mu \mathrm{~s}, \mathrm{PRR}=250 \mathrm{kbit} / \mathrm{s}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}}$ and $\mathrm{t}_{\mathrm{f}}<50 \mathrm{~ns}$.
B. $C_{L}$ includes probe and jig capacitance.

Figure 4. Receiver Parameter Test Circuit and Waveform


Figure 5. Receiver Ios Test

## APPLICATION INFORMATION

Diodes placed in series with the $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\text {SS }}$ leads protect the SN75LP1185 in the fault condition when the device outputs are shorted to $\pm 15 \mathrm{~V}$ and the power supplies are at low voltage and provide low-impedance paths to ground (see Figure 6).


Figure 6. Power-Supply Protection to Meet Power-Off Fault Conditions of TIA/EIA-232-F

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN75LP1185DBR | ACTIVE | SSOP | DB | 20 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 5LP1185 | Samples |
| SN75LP1185DW | ACTIVE | SOIC | DW | 20 | 25 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 75LP1185 | Samples |
| SN75LP1185DWR | ACTIVE | SOIC | DW | 20 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 75LP1185 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

## TAPE AND REEL INFORMATION



| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter $(\mathrm{mm})$ | Reel <br> Width <br> W1 (mm) | $\begin{gathered} \mathrm{AO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \mathrm{BO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \text { K0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \text { P1 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \mathrm{W} \\ (\mathrm{~mm}) \end{gathered}$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN75LP1185DBR | SSOP | DB | 20 | 2000 | 330.0 | 16.4 | 8.2 | 7.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN75LP1185DWR | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN75LP1185DBR | SSOP | DB | 20 | 2000 | 853.0 | 449.0 | 35.0 |
| SN75LP1185DWR | SOIC | DW | 20 | 2000 | 367.0 | 367.0 | 45.0 |



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-150.


NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL SCALE: 10X

NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side
5. Reference JEDEC registration MS-013.


NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

SCALE:6X

NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Tl grants you permission to use these resources only for development of an application that uses the Tl products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify Tl and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.
Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.

