

FEATURES

- Member of the Texas Instruments Widebus™ Family
- DOC[™] (Dynamic Output Control) Circuit **Dynamically Changes Output Impedance. Resulting in Noise Reduction Without Speed** Degradation
- Less Than 2-ns Maximum Propagation Delay at 2.5-V and 3.3-V V_{cc}
- **Dynamic Drive Capability Is Equivalent to** Standard Outputs With I_{OH} and I_{OI} of ±24 mA at 2.5-V V_{CC}

DESCRIPTION/ORDERING INFORMATION

Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications

- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical Vol vs IoI and VoH vs IoH curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC[™]) Circuitry Technology and Applications, literature number SCEA009.




Figure 1. Output Voltage vs Output Current

ORDERING INFORMATION

T _A	PACK	AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	TSSOP – DGG	Tape and reel	SN74AVC16244DGGR	AVC16244	
40°C to 95°C	TVSOP – DGV	Tape and reel	SN74AVC16244DGVR	CVA244	
–40°C to 85°C	VFBGA – GQL	Tone and real	SN74AVC16244GQLR	0)/4244	
	VFBGA – ZQL (Pb-free)	Tape and reel	SN74AVC16244ZQLR	CVA244	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus, DOC are trademarks of Texas Instruments.

SN74AVC16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES141N-JULY 1998-REVISED MARCH 2005



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

This 16-bit buffer/driver is operational at 1.2-V to 3.6-V V_{CC}, but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The SN74AVC16244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (OE) inputs.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



SCES141N-JULY 1998-REVISED MARCH 2005

TEXAS INSTRUMENTS www.ti.com

GQL OR ZQL PACKAGE (TOP VIEW)

	-	1	2	3	4	5	6	_
A	$\left(\right)$	С	С	С	С	С	С	
в		С	\bigcirc	\bigcirc	С	С	С	
С		С	\bigcirc	\bigcirc	С	С	С	
D		С	\bigcirc	\bigcirc	\bigcirc	\bigcirc	С	
Е		С	\bigcirc			\bigcirc	С	
F		С	\bigcirc			\bigcirc	С	
G		С	\bigcirc	\bigcirc	\bigcirc	\bigcirc	С	
н		С	\bigcirc	\bigcirc	\bigcirc	\bigcirc	С	
J		О	\bigcirc	\bigcirc	\bigcirc	С	С	
κ		С	\bigcirc	\bigcirc	С	С	С	
	\sim							/

TERMINAL ASSIGNMENTS⁽¹⁾

	1	2	3	4	5	6
Α	1 0E	NC	NC	NC	NC	2 0E
В	1Y2	1Y1	GND	GND	1A1	1A2
С	1Y4	1Y3	V _{CC}	V _{CC}	1A3	1A4
D	2Y2	2Y1	GND	GND	2A1	2A2
E	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
н	4Y1	4Y2	V _{CC}	V _{CC}	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
к	4 0E	NC	NC	NC	NC	3 0E


(1) NC - No internal connection


FUNCTION TABLE (EACH 4-BIT BUFFER)


INPU	JTS	OUTPUT
OE	Α	Y
L	L	L
L	Н	н
Н	Х	Z


SN74AVC16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS


SCES141N-JULY 1998-REVISED MARCH 2005











Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V _{CC}	Supply voltage range		-0.5	4.6	V	
VI	Input voltage range ⁽²⁾		-0.5	4.6	V	
Vo	Voltage range applied to any output in	the high-impedance or power-off state ⁽²⁾	-0.5	4.6	V	
Vo	Voltage range applied to any output in	Voltage range applied to any output in the high or low state ⁽²⁾⁽³⁾				
I _{IK}	Input clamp current	V ₁ < 0		-50	mA	
I _{OK}	Output clamp current	V _O < 0		-50	mA	
I _O	Continuous output current	· · · · ·		±50	mA	
	Continuous current through each V_{CC} c	or GND		±100	mA	
		DGG package		70		
θ_{JA}	Package thermal impedance ⁽⁴⁾	DGV package		58	°C/W	
		GQL/ZQL package		42		
T _{stg}	Storage temperature range	-65	150	°C		

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

(4) The package thermal impedance is calculated in accordance with JESD 51.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V	Supply voltage	Operating	1.4	3.6	V
V _{CC}	Supply voltage	Data retention only	1.2		v
		V _{CC} = 1.2 V	V _{CC}		
		$V_{CC} = 1.4 \text{ V}$ to 1.6 V	$0.65 imes V_{CC}$		
V _{IH}	High-level input voltage	V_{CC} = 1.65 V to 1.95 V	$0.65 imes V_{CC}$		V
		V_{CC} = 2.3 V to 2.7 V	1.7		
		$V_{CC} = 3 V$ to 3.6 V	2		
		$V_{CC} = 1.2 V$		GND	
		$V_{CC} = 1.4 \text{ V}$ to 1.6 V		$0.35 \times V_{CC}$	
V _{IL}	Low-level input voltage	V_{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V
		V_{CC} = 2.3 V to 2.7 V		0.7	
		$V_{CC} = 3 V$ to 3.6 V		0.8	
VI	Input voltage		0	3.6	V
V		Active state	0	V _{CC}	V
Vo	Output voltage	3-state	0	3.6	v
		V _{CC} = 1.4 V to 1.6 V		-2	
	Static high-level output current ⁽²⁾	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		-4	mA
I _{OHS}		V_{CC} = 2.3 V to 2.7 V		-8	mA
		$V_{CC} = 3 V \text{ to } 3.6 V$		-12	
		V _{CC} = 1.4 V to 1.6 V		2	
	Ctatia law lawal autout auroat ⁽²⁾	V _{CC} = 1.65 V to 1.95 V		4	
I _{OLS}	Static low-level output current ⁽²⁾	V_{CC} = 2.3 V to 2.7 V		8	mA
		$V_{CC} = 3 V \text{ to } 3.6 V$		12	
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/V
T _A	Operating free-air temperature		-40	85	°C

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
 Dynamic drive capability is equivalent to standard outputs with I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}. See Figure 1 for V_{OL} vs I_{OL} and V_{OH} vs I_{OH} characteristics. Refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC™) Circuitry Technology and Applications*, literature number SCEA009.

SN74AVC16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES141N-JULY 1998-REVISED MARCH 2005

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

I	PARAMETER	TES	ST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT
		I _{OHS} = -100 μA		1.4 V to 3.6 V	V _{CC} - 0.2			
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05			
V _{OH}		$I_{OHS} = -4 \text{ mA},$	V _{IH} = 1.07 V	1.65 V	1.2			V
		$I_{OHS} = -8 \text{ mA},$	V _{IH} = 1.7 V	2.3 V	1.75			
		$I_{OHS} = -12 \text{ mA},$	$V_{IH} = 2 V$	3 V	2.3			
		I _{OLS} = 100 μA		1.4 V to 3.6 V			0.2	
		$I_{OLS} = 2 \text{ mA},$	V _{IL} = 0.49 V	1.4 V			0.4	
V _{OL}		$I_{OLS} = 4 \text{ mA},$	V _{IL} = 0.57 V	1.65 V			0.45	V
		I _{OLS} = 8 mA,	V _{IL} = 0.7 V	2.3 V			0.55	
		$I_{OLS} = 12 \text{ mA},$	V _{IL} = 0.8 V	3 V			0.7	
lj –		$V_I = V_{CC}$ or GND		3.6 V			±2.5	μΑ
I _{off}		$V_{I} \text{ or } V_{O} = 3.6 \text{ V}$		0			±10	μΑ
I _{OZ}		$V_{O} = V_{CC}$ or GND		3.6 V			±10	μΑ
I _{CC}		$V_I = V_{CC}$ or GND,	I _O = 0	3.6 V			40	μA
	Control inputo			2.5 V		3.5		
~	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		3.5		- 5
Ci	Data insuta			2.5 V		6		pF
	Data inputs	$V_{I} = V_{CC}$ or GND		3.3 V		6		
<u> </u>	Quitouito			2.5 V		6.5		~ Г
Co	Outputs	$V_0 = V_{CC}$ or GND		3.3 V		6.5		pF

(1) Typical values are measured at $T_A = 25^{\circ}C$.

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 1.2 V \qquad \begin{array}{c} V_{CC} = 1.5 V \\ \pm 0.1 V \end{array}$		V _{CC} = 1.8 V ± 0.15 V		V_{CC} = 2.5 V \pm 0.2 V		V _{CC} = 1 ± 0.3	UNIT		
	(INPOT) (001P01)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t _{pd}	A	Y	3.1	0.6	3.3	0.7	2.9	0.6	1.9	0.5	1.7	ns
t _{en}	OE	Y	7.6	1.4	8	1.3	6.8	0.9	4	0.7	3.5	ns
t _{dis}	OE	Y	7.2	1.7	7.3	1.6	6.2	1	4.3	1	3.5	ns

Operating Characteristics


 $T_A = 25^{\circ}C$

	PARAMETER		TEST (CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT	
<u> </u>	Power dissipation	Outputs enabled	C 0	f = 10 MHz	23	27	33	pF	
C _{pd}	capacitance	Outputs disabled	C _L = 0,		0.1	0.1	0.1	рг	



SCES141N-JULY 1998-REVISED MARCH 2005





- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, slew rate ≥ 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms



20-Jan-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AVC16244DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16244	Samples
SN74AVC16244DGVR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CVA244	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

20-Jan-2021

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVC16244DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74AVC16244DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

13-Jan-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AVC16244DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74AVC16244DGVR	TVSOP	DGV	48	2000	853.0	449.0	35.0

MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated