

3.3V CMOS 32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD

FEATURES:

- Typical tSK(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4µ W typ. static)
- · All inputs, outputs, and I/O are 5V tolerant
- · Supports hot insertion
- · Available in 96-ball LFBGA package

DRIVE FEATURES:

- Balanced Output Drivers: ±24mA
- · Reduced system switching noise

APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- · Data communication and telecommunication systems

DESCRIPTION:

This 32-bit bus transceiver is built using advanced dual metal CMOS technology. This high-speed, low power transceiver is ideal for asynchronous communication between two busses (A and B). The Direction and Output Enable controls are designed to operate the device as either four independent 8-bit transceivers or one 32-bit transceiver. The direction control pins (DIR) control the direction of data flow. The output enable pins (OE) override the direction control and disable both ports. All inputs are designed with hysteresis for improved noise margin.


IDT74LVCH32245A

All pins can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.


The LVCH32245A has been designed with a ± 24 mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance

The LVCH32245A has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.


FUNCTIONAL BLOCK DIAGRAM




TO SEVEN OTHER CHANNNELS



IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.



TO SEVEN OTHER CHANNNELS



FEBRUARY 2016

1

1B2

А

1B4

В

1B6

С

1B8

D

2B2

Е

2B4

F

2B6

G

5.5		552-611	500 110			110-017		1010							
PI	N CO	ONFI	GUR	OITA	Ν										
6	1 A 2	1 A 4	1 A 6	1A8	2A2	2 A 4	2 A 6	2 A 7	3A2	3 A 4	3A6	3 A 8	4 A 2	4 A 4	4 A 6
5	1A1	1A3	1A5	1A7	2 A 1	2 A 3	2 A 5	2 A 8	3A1	зАз	3A5	3 A 7	4A1	4 A 3	4 A 5
4	10E	GND	Vcc	GND	GND	Vcc	GND	20E	зŌЕ	GND	Vcc	GND	GND	Vcc	GND
3	1DIR	GND	Vcc	GND	GND	Vcc	GND	2DIR	зDIR	GND	Vcc	GND	GND	Vcc	GND
2	1B1	1B3	1B5	1B7	2B1	2B3	2B5	2B8	3B1	зВз	3B5	3B7	4B1	4B3	4 B 5

2B7

Н

3B2

J

LFBGA TOPVIEW 3B4

Κ

3B6

L

3B8

Μ

4B2

Ν


4B4

Ρ

4B6

R

96 BALL LFBGA PACKAGE ATTRIBUTES



4**A**7

4**A**8

40E

4DIR

4B8

4B7

Т

IDT74LVCH32245A 3.3V CMOS 32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

INDUSTRIAL TEMPERATURE RANGE

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +6.5	V
Tstg	Storage Temperature	–65 to +150	°C
Ιουτ	DC Output Current	-50 to +50	mA
Ік Іок	Continuous Clamp Current, VI < 0 or Vo < 0	-50	mA
ICC ISS	Continuous Current through each Vcc or GND	±100	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6	рF
Соит	Output Capacitance	Vout = 0V	6.5	8	рF
CI/O	I/O Port Capacitance	VIN = 0V	6.5	8	рF

NOTE:

1. As applicable to the device type.

PIN DESCRIPTION

Pin Names	Description
XOE	Output Enable Input (Active LOW)
xDIR	Direction Control Input
xAx	Side A Inputs or 3-State Outputs ⁽¹⁾
xBx	Side B Inputs or 3-State Outputs ⁽¹⁾

NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

FUNCTION TABLE(1)

Inp	outs	
xOE	xDIR	Outputs
L	L	Bus B data to Bus A
L	Н	Bus A data to Bus B
Н	Х	Z

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level X = Don't Care

Z = High Impedance

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Co	nditions	Min.	Typ. ⁽²⁾	Max.	Unit
Івнн	Bus-Hold Input Sustain Current	Vcc = 3V	VI = 2V	-75	_		μA
IBHL			VI = 0.8V	75	_	_	
Івнн	Bus-Hold Input Sustain Current	Vcc = 2.3V	VI = 1.7V	_	—	_	μA
IBHL			VI = 0.7V	—	—	—	
Івнно	Bus-Hold Input Overdrive Current	Vcc = 3.6V	VI = 0 to 3.6V	_	_	±500	μA
Ibhlo							

NOTES:

1. Pins with Bus-Hold are identified in the pin description.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Con	ditions	Min.	Typ. ⁽¹⁾	Max.	Unit
Vih	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	_	_	V
		Vcc = 2.7V to 3.6V		2	-	_	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	-	0.7	V
		Vcc = 2.7V to 3.6V		_	—	0.8	
lın lı∟	Input Leakage Current	Vcc = 3.6V	VI = 0 to 5.5V	-	-	±5	μA
Iozh Iozl	High Impedance Output Current (3-State Output pins)	Vcc = 3.6V	Vo = 0 to 5.5V	-	-	±10	μA
IOFF	Input/Output Power Off Leakage	Vcc = 0V, VIN or Vo \leq 5.5V		_	_	±50	μA
Viк	Clamp Diode Voltage	Vcc = 2.3V, IIN = -18mA		_	-0.7	-1.2	V
Vн	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
ICCL ICCH	Quiescent Power Supply Current	Vcc = 3.6V	VIN = GND or Vcc	_	_	10	μA
lccz		$3.6 \le VIN \le 5.5V^{(2)}$			-	10	
∆lcc	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other inputs at Vcc or GND			-	500	μA

NOTES:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

2. This applies in the disabled state only.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	TestC	onditions ⁽¹⁾	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	Іон = - 0.1mA	Vcc-0.2	_	V
		Vcc = 2.3V	Іон = – 6mA	2	_	
		Vcc = 2.3V	Іон = – 12mA	1.7	_	
		Vcc = 2.7V		2.2	_	
		Vcc = 3V		2.4	_	
		Vcc = 3V	Iон = - 24mA	2.2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IOL = 0.1mA	—	0.2	V
		Vcc = 2.3V	IOL = 6mA	—	0.4	
			IOL = 12mA	_	0.7	
		Vcc = 2.7V	IoL = 12mA	_	0.4	
		Vcc = 3V	IOL = 24mA	_	0.55	

NOTE:

 VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = - 40°C to + 85°C.

OPERATING CHARACTERISTICS, Vcc = 3.3V ± 0.3V, TA = 25°C

Symbol	Parameter	Test Conditions	Typical	Unit
CPD	Power Dissipation Capacitance per Transceiver Outputs enabled	CL = 0pF, f = 10Mhz	76	pF
Cpd	Power Dissipation Capacitance per Transceiver Outputs disabled		8	

SWITCHING CHARACTERISTICS⁽¹⁾

		Vcc =	2.7V	Vcc = 3.3	V ± 0.3V	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tPLH	Propagation Delay	1.5	4.7	1	4	ns
tPHL.	xAx to xBx, xBx to xAx					
tРZH	Output Enable Time	1.5	6.7	1.5	5.5	ns
tPZL	xOE to xAx or xBx					
tPHZ	Output Disable Time	1.5	7.1	1.5	6.6	ns
tPLZ	xOE to xAx or xBx					
tРZH	Output Enable Time	1.5	7	1.5	5.5	ns
tPZL	xDIR to xAx or xBx					
tPHZ	Output Disable Time	1.5	7.4	1.5	6.6	ns
tPLZ	xDIR to xAx or xBx					
tsĸ(o)	Output Skew ⁽²⁾	—	—	—	500	ps

NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. TA = -40° C to + 85°C.


2. Skew between any two outputs of the same package and switching in the same direction.

IDT74LVCH32245A 3.3V CMOS 32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

INDUSTRIAL TEMPERATURE RANGE

TEST CIRCUITS AND WAVEFORMS TEST CONDITIONS

Symbol	Vcc ⁽¹⁾ =3.3V±0.3V	Vcc ⁽¹⁾ =2.7V	Vcc ⁽²⁾ =2.5V±0.2V	Unit
VLOAD	6	6	2 x Vcc	V
Vih	2.7	2.7	Vcc	V
Vτ	1.5	1.5	Vcc/2	V
Vlz	300	300	150	mV
VHZ	300	300	150	mV
CL	50	50	30	pF



Test Circuit for All Outputs

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.


RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

NOTES:

1. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2.5ns; tR \leq 2.5ns. 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2ns; tR \leq 2ns.

SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Vload
Disable High Enable High	GND
All Other Tests	Open




Output Skew - tsk(x)


NOTES:

1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.

2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.




Propagation Delay



Enable and Disable Times


NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.



Set-up, Hold, and Release Times


LVC LINK



Pulse Width

IDT74LVCH32245A 3.3V CMOS 32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

ORDERING INFORMATION



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/