

TF2181

High-Side and Low-Side Gate Driver

Features

- Floating high-side driver in bootstrap operation to 600V
- Drives two N-channel MOSFETs or IGBTs in a half bridge configuration
- 1.9A source / 2.3A sink output current capability
- Outputs tolerant to negative transients
- Wide low side gate driver supply voltage: 10V to 20V
- Logic input (HIN and LIN) 3.3V capability
- Schmitt triggered logic inputs with internal pull down
- Undervoltage lockout for high and low side drivers
- Extended temperature range: -40°C to +125°C

Description

The TF 2181 is a high voltage , high speed gate driver capable of driving N-channel MOSFETs and IGBTs in a half bridge configuration .TF Semiconductor 's high voltage process enables the TF 2181's high side to switch to 600V in a bootstrap operation.

The TF2181 logic inputs are compatible with standard TTL and CMOS levels (down to 3.3V) to interface easily with controlling devices. The driver outputs feature high pulse current buffers designed for minimum driver cross conduction.

The TF 2181 is offered in PDIP -8 and SOIC -8(N) packages and operate over an extended -40 °C to + 125 °C temperature range.

Applications

- DC-DC Converters
- AC-DC Inverters
- Motor Controls
- Class D Power Amplifiers






Ordering Information

Year Year Week Week

1


PART NUMBER	PACKAGE	PACK / Qty	MARK
TF2181-3AS	PDIP-8	Tube / 50	TF2181 Lot ID
TF2181-TAU	SOIC-8(N)	Tube / 100	YYWW TF2181
TF2181-TAH	SOIC-8(N)	T&R / 2500	Lot ID

Typical Application



www.tfsemi.com Rev 1.2






Top View: PDIP-8, SOIC-8 **TF2181**

Pin Descriptions

PIN NAME	PIN NUMBER	PIN DESCRIPTION	
HIN	1	Logic input for high-side gate driver output, in phase with HO.	
LIN	2	Logic input for low-side gate driver output, in phase with LO.	
COM	3	ow-side and logic return	
LO	4	_ow-side gate drive output	
V _{cc}	5	ow-side and logic fixed supply	
V _s	6	High-side floating supply return	
НО	7	High-side gate drive output	
V _a	8	High-side floating supply	

Functional Block Diagram





Absolute Maximum Ratings (NOTE1)

High-Side and Low-Side Gate Driver

V _B - High side floating supply voltage	0.3V to +624V
V _s - High side floating supply offset voltage	$.V_{B}$ -24V to V_{B} +0.3V
V _{HO} -High side floating output voltage	V_{s} -0.3V to V_{B} +0.3V
dV _s /dt-Offset supply voltage transient	50 V/ns
V - Low-side fixed supply voltage	-0 3\/ to ±24\/

V _{cc} -Low-side fixed supply voltage	0.3V to +24V
V ₁₀ - Low-side output voltage	
V _{IN} - Logic input voltage (HIN and LIN)	CC

NOTE1 Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

P _D - Package power dissipation	^
	0.625W
PDIP-8	1.0W
5015 0(0) 71	(110=75)
SOIC-8(N) Thermal Resistance	•
$ heta_{\sf JA}$	200 °C/W
PDIP-8 Thermal Resistance (No	OTE2)
θ,,	125 °C/W
JA	
T ₁ - Junction operating tempe	erature+150 °C
T Lead Temperature (solderi	ng, 10 seconds)+300 °C
_	55 to 150 °C
Teta Storage telliciature	

NOTE2 Thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Recommended Operating Conditions

Symbol	Parameter	MIN	MAX	Unit
V _B	High side floating supply absolute voltage	V _s + 10	V _s + 20	V
V _s	High side floating supply offset voltage	NOTE3	600	V
V _{HO}	High side floating output voltage	V _s	V _B	V
V _{cc}	Low side fixed supply voltage	10	20	V
V _{LO}	Low side output voltage	0	V _{cc}	V
V _{IN}	Logic input voltage (HIN and LIN)	0	5	V
T _A	Ambient temperature	-40	125	°C

NOTE3 Logic operational for VS of -5V to +600V. Logic state held for VS of -5V to -VBS



DC Electrical Characteristics (NOTE4)

 $\rm V_{BIAS} \, (V_{CC}, V_{BS} \,) = 15V, T_A = 25 \, ^{\circ} C$, unless otherwise specified.

Symbol	Parameter	Conditions	MIN	TYP	MAX	Unit
V _{IH}	Logic "1" input voltage	V _{cc} = 10V to 20V	2.5			
V _{IL}	Logic "0" input voltage	NOTE5			0.8	
V _{OH}	High level output voltage, V _{BIAS} - V _O	$I_{O} = 0A$			1.4	V
V _{OL}	Low level output voltage, V _o	I _o = 20mA			0.2	•
I _{LK}	Offset supply leakage current	VB = VS = 600V			50	
I _{BSQ}	Quiescent V _{BS} supply current	V _{IN} = 0V or 5V	20	60	150	μΑ
I _{ccq}	Quiescent V _{CC} supply current	V _{IN} = 0V or 5V	50	120	240	μΑ
I _{IN+}	Logic "1" input bias current	V _{IN} = 5V		25	60	
I _{IN-}	Logic "0" input bias current	V _{IN} = 0V			5.0	μΑ
V_{BSUV}	V _{BS} supply under-voltage positive going threshold		8.0	8.9	9.8	
V _{BSUV} -	V _{BS} supply under-voltage negative going threshold		7.4	8.2	9.0	V
V _{CCUV+}	V _{CC} supply under-voltage positive going threshold		8.0	8.9	9.8	
V _{CCUV} -	V _{CC} supply under-voltage negative going threshold		7.4	8.2	9.0	
I _{O+}	Output high short circuit pulsed current	$V_O = 0V$, PW $\leq 10 \mu s$	1.4	1.9		
I ₀₋	Output low short circuit pulsed current	$V_0 = 15V, PW \le 10 \mu s$	1.8	2.3		A


NOTE4 The V_{IN} , V_{TH} , and I_{IN} parameters are applicable to the two logic input pins: LIN and HIN. The V_o and I_o parameters are applicable to the respective output pins: H0 and L0. **NOTE5** For optimal operation, it is recommended that the input pulse (to HIN and LIN) should have an amplitude of 2.5V minimum with a pulse width of 360ns minimum.



AC Electrical Characteristics $V_{BIAS}(V_{CC'},V_{BS})=15V,C_L=1000 pF,$ and $T_A=25$ °C , unless otherwise specified.

Symbol	Parameter	Conditions	MIN	TYP	MAX	Unit
t _{on}	Turn-on propogation delay	$V_s = 0V$		180	270	
t _{off}	Turn-off propogation delay	V _s = 0V or 600V		220	330	
t _{DM}	Delay matching, HS & LS turn-on/off				35	
t _r	Turn-on rise time	.,		40	60	ns
t _f	Turn-off fall time	$V_s = 0V$		20	35	

July 2019 5






Figure 1. Input / Output Timing Diagram

Figure 2. Delay Matching Waveform Definitions





Figure 3. Switching Time Waveform Definitions

Package Dimensions (SOIC-8 N)

Please contact support@tfsemi.com for package availability.



NOTES: UNLESS OTHERWISE SPECIFIED


1. REFERENCE JEDEC REGISTRATION MS-012, VARIATION AA.

CONTROLLING DIMENSION IS MILLIMETER
VALUES IN [] ARE INCHES
DIMENSIONS IN () FOR REFERENCE ONLY

Package Dimensions (PDIP-8)

High-Side and Low-Side Gate Driver

Please contact support@tfsemi.com for package availability.



July 2019



Rev.	Change	Owner	Date
1.0	First release, Advance info datasheet	Keith Spaulding	8/10/2015
1.1	Text edit	Keith Spaulding	9/10/17
1.2	Add Note 5	Duke Walton	7/30/19

Important Notice

TF Semiconductor Solutions (TFSS) PRODUCTS ARE NEITHER DESIGNED NOR INTENDED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS UNLESS THE SPECIFIC TFSS PRODUCTS ARE SPECIFICALLY DESIGNATED BY TFSS FOR SUCH USE. BUYERS ACKNOWLEDGE AND AGREE THAT ANY SUCH USE OF TFSS PRODUCTS WHICH TFSS HAS NOT DESIGNATED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS IS SOLELY AT THE BUYER'S RISK.

TFSS assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using TFSS products.

Resale of TFSS products or services with statements different from or beyond the parameters stated by TFSS for that product or service voids all express and any implied warranties for the associated TFSS product or service. TFSS is not responsible or liable for any such statements.

©2019 TFSS. All Rights Reserved. Information and data in this document are owned by TFSS wholly and may not be edited , reproduced, or redistributed in any way without the express written consent from TFSS.

For additional information please contact support@tfsemi.com or visit www.tfsemi.com.

July 2019