


Product Summary

- * $R_{DS(on)}$ =Typ 200m Ω @V_{GS}= 4.5V
- * $R_{DS(on)}$ =Typ 250m Ω @V_{GS}= 2.5V
- * Lead free product is acquired
- * Surface mount package
- * N-channel switch with low $R_{DS(on)}$
- * Operated at low logic level gate drive
- * ESD protection


Application

- * Load/Power switch
- * Interfacing, logic switching
- * Battery management for ultra portable electronics

Package and Pin Configuration



Circuit diagram



Marking:2H



Absolute Maximum Ratings (T_A=25°C unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V _{DS}	20	V
Gate-Source Voltage	V _{GS}	± 8	V
Continuous Drain Current @25°C (note 1)	I _D	0.95	A
Pulsed Drain Current @25°C (tp=10 μ s)	I _{DM}	1.5	A
Diode Continuous Forward Current	I _S	0.5	A
Power Dissipation @25°C (note 1)	P _D	150	mW
Thermal Resistance from Junction to Ambient (note 1)	R _{θJA}	820	°C/W
Maximum Junction Temperature	T _J	150	°C
Storage Temperature	T _{STG}	-55 ~ +150	°C

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static Characteristics						
Drain-source Breakdown Voltage	$V_{(\text{BR})\text{DS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	20			V
Drain-to-Source Leakage Current	I_{DS}	$V_{\text{DS}} = 16\text{V}, V_{\text{GS}} = 0\text{V}$			1	μA
Gate-Body Leakage Current	I_{GS}	$V_{\text{GS}} = \pm 8\text{V}, V_{\text{DS}} = 0\text{V}$			± 10	μA
Gate Threshold Voltage (note 2)	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$	0.45	0.65	1	V
Static Drain-Source On-Resistance (note 2)	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 4.5\text{V}, I_D = 0.55\text{A}$		200	350	$\text{m}\Omega$
		$V_{\text{GS}} = 2.5\text{V}, I_D = 0.50\text{A}$		250	420	$\text{m}\Omega$
		$V_{\text{GS}} = 1.8\text{V}, I_D = 0.35\text{A}$		310	480	$\text{m}\Omega$
Body-diode forward voltage	V_{SD}	$I_S = 0.35\text{A}, V_{\text{GS}} = 0\text{V}$		0.9	1.5	V
Dynamic Characteristics (note 4)						
Total Gate Charge	Q_g	$V_{\text{DS}} = 10\text{V}$ $I_D = 0.55\text{A}$ $V_{\text{GS}} = 4.5\text{V}$		1.15		nC
Gate-Source Charge	Q_{gs}			0.15		nC
Gate-Drain Charge	Q_{gd}			0.23		nC
Input capacitance	C_{iss}	$V_{\text{DS}} = 10\text{V}$ $V_{\text{GS}} = 0\text{V}$ $f = 100\text{KHz}$		50		pF
Output capacitance	C_{oss}			13		pF
Reverse transfer capacitance	C_{rss}			8		pF
Turn-on delay time (note 3)	$t_{d(\text{on})}$	$V_{\text{GS}} = 4.5\text{V}$ $V_{\text{DS}} = 10\text{V}$ $I_D = 0.55\text{A}$ $R_{\text{GEN}} = 6\Omega$		22		nS
Turn-on rise time (note 3)	t_r			80		nS
Turn-off delay time (note 3)	$t_{d(\text{off})}$			700		nS
Turn-off fall time (note 3)	t_f			380		nS

SOT723 - Package Outline Drawing



Symbol	DIMENSIONS			
	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	0.43	0.50	0.017	0.020
A1	0.00	0.05	0.000	0.002
b	0.17	0.27	0.007	0.011
b1	0.27	0.37	0.011	0.015
c	0.08	0.15	0.003	0.006
D	1.15	1.25	0.045	0.049
E	1.15	1.25	0.045	0.049
E1	0.75	0.85	0.03	0.033
e	0.8 typ		0.031 typ	
θ	7° REF		7° REF	

Suggested Land Pattern

