

Migration from P25Q32H to P25Q32SH SPI Flash Application Note

The document provides conversion guidelines for migrating from the P25Q32H to the P25Q32SH SPI Flash, and discusses the specification differences.



Puya Semiconductor (Shanghai) Co., Ltd

Contents

1	Introduction	3
2	Feature Comparison and Differences	3
2.1	Hardware Package	4
2.2	IO Mode	5
2.3	Status Registers	5
2.4	Configure Registers	6
2.5	Active Status Interrupt	6
2.6	Buffer Access	6
3	Command Set Comparison	7
4	DC Comparison	10
5	AC Comparison	11
5.1	Erase/Program Timing	11
6	Conclusion	11
7	Reference Documents	11
8	Revision History	12

1 Introduction

PUYA P25Q32SH Flash is a feature rich and cost-optimized serial peripheral interface (SPI) non-volatile NOR flash family. This application note provides conversion guidelines for migrating from the P25Q32H to the P25Q32SH Flash.

This application note is based on information available to date from datasheets and other application notes publicly available from PUYA. Please refer also to the latest relevant specifications. The document discusses the specification differences when migrating from P25Q32H to P25Q32SH.

2 Feature Comparison and Differences


PUYA P25Q32H products are well suited for migration to PUYA P25Q32SH products. Some of the reasons are compatible pinouts, packages, command set, and 4KB sector structure. Both P25Q32H and P25Q32SH devices support Single (Standard) I/O, Dual I/O, and Quad I/O modes. The main differences between P25Q32H and P25Q32SH are listed in the table below:

Table 2-1. High Level Feature Support Comparison


Feature / Parameter	P25Q32H	P25Q32SH
Supple Voltage	2.3V-3.6V	2.3V-3.6V
Single (Standard) IO Operations	√	√
Dual IO Operations	√	√
Quad IO Operations	√	√
QPI	√	√
DTR	not support	√
Standard Normal Read SCK Frequency (max)	55 MHz	55 MHz
Standard Fast Read SCK Frequency (max)	104 MHz	120 MHz
Dual Fast Read SCK Frequency (max)	104 MHz	120 MHz
Quad Fast Read SCK Frequency (max)	104 MHz	120 MHz
DTR Read SCK Frequency (max)	not support	66 MHz
Software Protection	√	√
Individual Block Protection	√	√
One Time Programmable Region(s)	3 x 1024 Bytes	3 x 1024 Bytes
Buffer access	not support	√
Erase(PE,SE,BE) time Typ.	10ms	16ms
Erase(CE) time Typ.	10ms	96ms
Temperature Range Option	-40C to +85C	-40C to +85C

2.1 Hardware Package


The pinouts of P25Q32H and P25Q32SH are identical.



8-PIN SOP (150mil/208mil) and TSSOP



8-Land USON (3x2/3x4/4x4mm)/ WSON (6x5mm)



8-Ball WLCSP Ball Assignment

Table 2-1-1 Pin Descriptions

No.	Symbol	Extension	Remarks
1	CS#		Chip select
2	SO	SIO1	Serial data output for 1 x I/O Serial data input and output for 4 x I/O read mode
3	WP#	SIO2	Write protection active low Serial data input and output for 4 x I/O read mode
4	GND	-	Ground of the device
5	SI	SIO0	Serial data input for 1x I/O Serial data input and output for 4 x I/O read mode
6	SCLK	-	Serial interface clock input
7	HOLD#	SIO3	To pause the device without deselecting the device Serial data input and output for 4 x I/O read mode
8	Vcc	-	Power supply of the device

2.2 IO Mode

Both P25Q32H and P25Q32SH support Single, Dual, Quad SPI and QPI. P25Q32SH supports DTR, while P25Q32H does not.

2.3 Status Registers

Both PUYA P25Q32H and P25Q32SH have two status registers: SR1 and SR2.

Only non-volatile status register bits SRP0, BP4, BP3, BP2, BP1, BP0 (Status Register-1), CMP, LB3, LB2, LB1, QE, SRP1 (Status Register-2) can be written. All other status register bit locations are read-only and will not be affected by the Write Status Register instruction.

Table 2-3-1. Status Register Bits Assignments

SR Bits	P25Q32H	P25Q32SH	Function
S15	SUS1	SUS	SUS: Erase\Program Suspend status SUS1: Erase Suspend status
S14	CMP	CMP	Complement Protect
S13	LB3	LB3	Security Lock Bits
S12	LB2	LB2	
S11	LB1	LB1	
S10	SUS2	EP_FAIL	SUS2: Program Suspend status EP_FAIL: the status of the last Program/Erase operation
S9	QE	QE	Quad Enable
S8	SRP1	SRP1	Status Register Protect
S7	SRP0	SRP0	
S6	BP4	BP4	Block Protect Bits
S5	BP3	BP3	
S4	BP2	BP2	
S3	BP1	BP1	
S2	BP0	BP0	
S1	WEL	WEL	Write Enable
S0	WIP	WIP	Write In Progress

Table 2-3-2. Write Status Register (Standard SPI/QPI)

P/N	Commands	Abbr.	Code	ADR	DMY	Data	Function
				Bytes	Bytes	Bytes	
P25Q32H / P25Q32SH	Write Status Register	WRSR	01h	0	0	1	Write data to status registers
		WRSR1	31h	0	0	1	Write data to status registers-1
P25Q32H (with ordering option "D")	Write Status Register	WRSR	01h	0	0	2	Write data to status registers

Table 2-3-3. Read Status Register (Standard SPI/QPI)

P/N	Commands	Abbr.	Code	ADR	DMY	Data	Function
				Bytes	Bytes	Bytes	
P25Q32H / P25Q32SH	Read Status Register	RDSR	05h	0	0	1	Read out status register
	Read Status Register-1	RDSR1	35h	0	0	1	Read out status register-1

2.4 Configure Registers

Table 2-4-1. Configure Register Bits Assignments

SR Bits	P25Q32H	P25Q32SH	Function
Bit7	HOLD/RST	HOLD/RST	HOLD/RST: /HOLD or /RESET function select
Bit6	DRV1	DRV1	the output driver strength for the Read operations
Bit5	DRV0	DRV0	
Bit4	QP	MPM1	QP: The Quad Page
Bit3	Reserved	MPM0	MPM1/ MPM0: the Multi Page Mode
Bit2	WPS	WPS	Write Protect scheme
Bit1	Reserved	DC	the Dummy Cycle bit
Bit0	Reserved	DLP	Data Learning Pattern Enable bit

Table 2-4-2. Write Configure Register (Standard SPI\ QPI)

P/N	Commands	Abbr.	Code	ADR	DMY	Data	Function
				Bytes	Bytes	Bytes	
P25Q32H / P25Q32SH	Write Configure Register	WRRCR	11h	0	0	1	Write data to configuration register

Table 2-4-3. Read Configure Register (Standard SPI\ QPI)

P/N	Commands	Abbr.	Code	ADR	DMY	Data	Function
				Bytes	Bytes	Bytes	
P25Q32H / P25Q32SH	Read Configure Register	RDCR	15h	0	0	1	Read out configure register
P25Q32H (with ordering option "D")	Read Configure Register	RDCR	45h	0	0	1	Read out configure register

2.5 Active Status Interrupt

P25Q32H supports the ASI command to simplify the readout of the WIP bit, while P25Q32SH does not. It is useful for these ultra low power applications by avoid reading WIP bit continuously after erase or program operation.

2.6 Buffer Access

P25Q32SH supports Buffer access, while P25Q32H does not.

3 Command Set Comparison

Both P25Q32H and P25Q32SH share similar instructions (op-codes) in their command-set, which determine a compatible set of internal algorithms. Nevertheless, not all commands are supported when comparing one with the other.

Table below shows a comparison summary of the command set of P25Q32H and P25Q32SH. Please refer to the datasheet for more information.

Table 3-1 Command Sets Compare List

Command set (Standard/Dual/Quad SPI)

Commands	Abbr.	Code	P25Q32H	P25Q32SH
Read				
Read Array (fast)	FREAD	0Bh	√	√
Read Array (low power)	READ	03h	√	√
Read Dual Output	DREAD	3Bh	√	√
Read 2x I/O	2READ	BBh	1 dummy byte	1\2 dummy bytes
Read Quad Output	QREAD	6Bh	√	√
Read 4x I/O	4READ	EBh	3 dummy bytes	3\5 dummy bytes
Read Word 4x I/O	WREAD	E7h	√	√
Read Octal Word 4x I/O	OREAD	E3h	√	not support
Program and Erase				
Page Erase	PE	81h	√	√
Sector Erase (4K bytes)	SE	20h	√	√
Block Erase (32K bytes)	BE32	52h	√	√
Block Erase (64K bytes)	BE64	D8h	√	√
Chip Erase	CE	60h	√	√
		C7h	√	√
Page Program	PP	02h	√	√
Dual-IN Page Program	2PP	A2h	√	not support
Quad page program	QPP	32h	√	√
Program/Erase Suspend	PES	75h	√	√
		B0h	√	not support
Program/Erase Resume	PER	7Ah	√	√
		30h	√	not support
Protection				
Write Enable	WREN	06h	√	√
Write Disable	WRDI	04h	√	√
Volatile SR Write Enable	VWREN	50h	√	√
Individual Block Lock	SBLK	36h	√	√
Individual Block Unlock	SBULK	39h	√	√
Read Block Lock Status	RDBLOCK	3Ch	√	not support
		3Dh	√	√
Global Block Lock	GBLK	7Eh	√	√
Global Block Unlock	GBULK	98h	√	√
Security				
Erase Security Registers	ERSCUR	44h	√	√

Program Security Registers	PRSCUR	42h	√	√
Read Security Registers	RDSCUR	48h	√	√
Status Register				
Active Status Interrupt	ASI	25h	√	not support
Read Status Register	RDSR	Please refer to Table 2-3-3		
Write Status Register	WRSR	Please refer to Table 2-3-2		
Read Configure Register	RDCR	Please refer to Table 2-4-3		
Write Configure Register	WRCR	Please refer to Table 2-4-2		
Data Buffer				
Buffer clear	BFCR	9Eh	not support	√
Buffer Load	BFLD	9Ah	not support	√
Buffer Read	BFRD	9Bh	not support	√
Buffer Write	BFWR	9Ch	not support	√
Buffer to Main Memory Page Program	BFPP	9Dh	not support	√
Other Commands				
Reset Enable	RSTEN	66h	√	√
Reset	RST	99h	√	√
Enable QPI	QPIEN	38h	√	√
Read Manufacturer/device ID	RDID	9Fh	√	√
Read Manufacture ID	REMS	90h	√	√
Dual Read Manufacture ID	DREMS	92h	√	√
Quad Read Manufacture ID	QREMS	94h	√	√
Deep Power-down	DP	B9h	√	√
Release Deep Power-down/Read Electronic ID	RDP/RES	ABh	√	√
Set burst length	SBL	77h	√	√
Read SFDP	RDSFDP	5Ah	√	√
Release read enhanced		FFh	√	√
Read unique ID	RUID	4Bh	√	√

Command set(QPI)

Commands	Abbr.	Code	P25Q32H	P25Q32SH
Read				
Fast read		0Bh	1	5/2/3/4
Burst Read with Wrap		0Ch	1	5/2/3/4
Read Word 4x I/O		EBh	1	5/2/3/4
Program and Erase				
Page Program		02h	√	√
Page Erase		81h	√	√
Sector Erase (4K bytes)		20h	√	√
Block Erase (32K bytes)		52h	√	√
Block Erase (64K bytes)		D8h	√	√
Chip Erase		60h	√	√
		C7h	√	√
Program/Erase Suspend		75h	√	√
		B0H	√	not support
Program/Erase Resume		7Ah	√	√
		30H	√	not support
Protection				

Write Enable		06h	√	√
Volatile SR Write Enable		50h	√	√
Write Disable		04h	√	√
Individual Block Lock		36h	√	√
Individual Block Unlock		39h	√	√
Read Block Lock Status		3Ch	√	not support
		3Dh	√	√
Global Block Lock		7Eh	√	√
Global Block Unlock		98h	√	√
Status Register				
Read Status Register			Please refer to Table 2-3-3	
Write Status Register			Please refer to Table 2-3-2	
Read Configure Register			Please refer to Table 2-4-3	
Write Configure Register			Please refer to Table 2-4-2	
Data Buffer				
Buffer Clear		9Eh	not support	√
Buffer Load		9Ah	not support	√
Buffer Read		9Bh	not support	√
Buffer Write		9Ch	not support	√
Buffer to Main Memory Page Program		9Dh	not support	√
Other Commands				
Deep Power-down		B9h	√	√
Release Deep Power-down/Read Electronic ID		ABh	√	√
Set Read Parameters		C0h	√	√
Read Manufacture ID		90h	√	√
Read Manufacturer/device ID		9Fh	√	√
Read SFDP		5Ah	√	√
Disable QPI		FFh	√	√
Reset Enable		66h	√	√
Reset		99h	√	√

Command set(DTR QPI Instructions)

Commands	Abbr.	Code	P25Q32H	P25Q32SH
DTR instructions			not support	√

4 DC Comparison

Table 4-1. P25Q32H DC Typical Value @25C

Sym.	Parameter	Conditions	Typ.(3.0V)	Units
I _{DPD}	Deep power down current	CS#=Vcc, all other inputs at 0V or Vcc	0.3	uA
I _{SB}	Standby current	CS#, HOLD#, WP#=VIH all inputs at CMOS levels	10	uA
I _{CC1}	Low power read current (03h)	f=1MHz; IOU=0mA	0.5	mA
		f=33MHz; IOU=0mA	1	mA
I _{CC2}	Read current (0Bh)	f=50MHz; IOU=0mA	1.5	mA
		f=85MHz; IOU=0mA	2.5	mA
I _{CC3}	Program current	CS#=Vcc	2.5	mA
I _{CC4}	Erase current	CS#=Vcc	2	mA

Table 4-2. P25Q32SH DC Typical Value @25C

Sym.	Parameter	Conditions	Typ.(3.0V)	Units
I _{DPD}	Deep power down current	CS#=Vcc, all other inputs at 0V or Vcc	0.3	uA
I _{SB}	Standby current	CS#, HOLD#, WP#=VIH all inputs at CMOS levels	10	uA
I _{CC1}	Read current(STR) (1, 2, 4 IO)	f=85MHz; IOU=0mA	7.5	mA
		f=120MHz; IOU=0mA	11	mA
I _{CC2}	Read current (DTR) (1, 2, 4 IO)	f=50MHz; IOU=0mA	7	mA
		f=70MHz; IOU=0mA	9.5	mA
I _{CC3}	Program current	CS#=Vcc	3	mA
I _{CC4}	Erase current	CS#=Vcc	3	mA

5 AC Comparison

5.1 Erase/Program Timing

PUYA P25Q32H has much shorter Erase time for page/sector/block/chip.

Table 5-1 AC parameters for program and erase

Sym.	Parameter (1.65V to 3.6V)	P25Q32H			P25Q32SH			Units
		Min.	Typ.	Max.	Min.	Typ.	Max.	
T _{ESL(6)}	Erase Suspend Latency			30			30	us
T _{PSL(6)}	Program Suspend Latency			30			30	us
T _{PRS(4)}	Latency between Program Resume and next Suspend	20			20			us
T _{ERS(5)}	Latency between Erase Resume and next Suspend	20			20			us
t _{PP}	Page program time (up to 256 bytes)		2	3		1.6	2.5	ms
t _{PE}	Page erase time		10	20		16	30	ms
t _{SE}	Sector erase time		10	20		16	30	ms
t _{BE1}	Block erase time for 32K bytes		10	20		16	30	ms
t _{BE2}	Block erase time for 64K bytes		10	20		16	30	ms
t _{CE}	Chip erase time		10	20		96	160	ms

6 Conclusion

Migrating from P25Q32H to P25Q32SH is straightforward and requires minimal accommodation in regards to either system software or hardware.

Additionally, P25Q32SH support DTR mode, Buffer access, etc.

7 Reference Documents

Table 7-1 shows the datasheet versions used for comparison in this application note. For the most current specification, please refer to the Website at: <http://www.puyasemi.com>

Table 7-1 Datasheet Version Table

Datasheet	Location	Versions
P25Q32H	Website	V1.3
P25Q32SH	Website	V1.1

8 Revision History

Rev.	Date	Description	Author
V1.0	2020.12.01	Preliminary release	WJQ



Puya Semiconductor Co., Ltd.

IMPORTANT NOTICE

Puya Semiconductor reserves the right to make changes without further notice to any products or specifications herein. Puya Semiconductor does not assume any responsibility for use of any its products for any particular purpose, nor does Puya Semiconductor assume any liability arising out of the application or use of any its products or circuits. Puya Semiconductor does not convey any license under its patent rights or other rights nor the rights of others.