



General Description:

CS4N65 A3HD1-G, the silicon N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-251, which accords with the RoHS standard.

Features:

- l **Fast Switching**
- l **ESD Improved Capability**
- l **Low Gate Charge** (Typical Data:14.5nC)
- l **Low Reverse transfer capacitances**(Typical: 8.5pF)
- l **100% Single Pulse avalanche energy Test**



Applications:

Power switch circuit of adaptor and charger.

Absolute (Tc= 25°C unless otherwise specified):

Symbol	Parameter	Rating	Units
V _{DSS}	Drain-to-Source Voltage	650	V
I _D	Continuous Drain Current	4	A
	Continuous Drain Current T _C = 100 °C	3.2	A
I _{DM} ^{a1}	Pulsed Drain Current	16	A
V _{GS}	Gate-to-Source Voltage	± 30	V
E _{AS} ^{a2}	Single Pulse Avalanche Energy	150	mJ
E _{AR} ^{a1}	Avalanche Energy ,Repetitive	30	mJ
I _{AR} ^{a1}	Avalanche Current	2.5	A
dv/dt ^{a3}	Peak Diode Recovery dv/dt	5.0	V/ns
P _D	Power Dissipation	75	W
	Derating Factor above 25°C	0.60	W/°C
V _{ESD(G-S)}	Gate source ESD (HBM-C= 100pF, R=1.5kΩ)	3000	V
T _J , T _{stg}	Operating Junction and Storage Temperature Range	150, -55 to 150	°C
T _L	Maximum Temperature for Soldering	300	°C

V _{DSS}	650	V
I _D	4	A
P _D (T _C =25°C)	75	W
R _{DS(ON)Typ}	2	Ω



**Electrical Characteristics** ($T_c = 25^\circ\text{C}$ unless otherwise specified):

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Unit s
			Min.	Typ.	Max.	
V_{DSS}	Drain to Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	650	--	--	V
$\Delta BV_{DSS}/\Delta T_J$	Bvdss Temperature Coefficient	$I_D=250\mu A, \text{Reference } 25^\circ\text{C}$	--	0.67	--	$V/^\circ\text{C}$
I_{DSS}	Drain to Source Leakage Current	$V_{DS}=650V, V_{GS}=0V, T_a=25^\circ\text{C}$	--	--	1	μA
		$V_{DS}=520V, V_{GS}=0V, T_a=125^\circ\text{C}$	--	--	100	μA
$I_{GSS(F)}$	Gate to Source Forward Leakage	$V_{GS}=+20V$	--	--	10	μA
$I_{GSS(R)}$	Gate to Source Reverse Leakage	$V_{GS}=-20V$	--	--	-10	μA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$R_{DS(ON)}$	Drain-to-Source On-Resistance	$V_{GS}=10V, I_D=2A$	--	2	2.5	Ω
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0		4.0	V
Pulse width $t_p \leq 380\mu s, \delta \leq 2\%$						

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
g_{fs}	Forward Transconductance	$V_{DS}=15V, I_D=2A$		3.5	--	S
C_{iss}	Input Capacitance	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0MHz$	--	544		pF
C_{oss}	Output Capacitance		--	55		
C_{rss}	Reverse Transfer Capacitance		--	8.5		

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$t_{d(ON)}$	Turn-on Delay Time	$I_D = 4A, V_{DD} = 325V, R_G = 12\Omega$	--	10	--	ns
t_r	Rise Time		--	11	--	
$t_{d(OFF)}$	Turn-Off Delay Time		--	31	--	
t_f	Fall Time		--	16	--	
Q_g	Total Gate Charge	$I_D = 4A, V_{DD} = 325V, V_{GS} = 10V$	--	14.5		nC
Q_{gs}	Gate to Source Charge		--	3		
Q_{gd}	Gate to Drain ("Miller") Charge		--	6		

Source-Drain Diode Characteristics

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I_S	Continuous Source Current (Body Diode)		--	--	4	A
I_{SM}	Maximum Pulsed Current (Body Diode)		--	--	16	A
V_{SD}	Diode Forward Voltage	$I_S=4.0A, V_{GS}=0V$	--	--	1.5	V
t_{rr}	Reverse Recovery Time	$I_S=4.0A, T_J = 25^\circ C$	--	465	--	ns
Q_{rr}	Reverse Recovery Charge	$dI_F/dt=100A/us, V_{GS}=0V$	--	1.7	--	μC

Pulse width $t_p \leq 380\mu s, \delta \leq 2\%$

Symbol	Parameter	Typ.	Units
$R_{\theta JC}$	Junction-to-Case	1.67	$^\circ C/W$
$R_{\theta JA}$	Junction-to-Ambient	62.5	$^\circ C/W$

Gate-source Zener diode

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V_{GSO}	Gate-source breakdown voltage	$I_{GS} = \pm 1mA (Open Drain)$	30			V

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

^{a1}: Repetitive rating; pulse width limited by maximum junction temperature

^{a2}: $L=10mH, I_D=5.5A, Start T_J=25^\circ C$

^{a3}: $I_{SD}=4A, di/dt \leq 100A/us, V_{DD} \leq BV_{DS}, Start T_J=25^\circ C$

Characteristics Curve:




Figure 1 Maximum Forward Bias Safe Operating Area




Figure 2 Maximum Power Dissipation vs Case Temperature




Figure 3 Maximum Continuous Drain Current vs Case Temperature




Figure 4 Typical Output Characteristics




Figure 5 Maximum Effective Thermal Impedance, Junction to Case




Figure 6 Maximum Peak Current Capability




Figure 7 Typical Transfer Characteristics




Figure 8 Typical Drain to Source ON Resistance vs Gate Voltage and Drain Current




Figure 9 Typical Drain to Source ON Resistance vs Drain Current




Figure 10 Typical Drain to Source on Resistance vs Junction Temperature




Figure 11 Typical Theshold Voltage vs Junction Temperature




Figure 12 Typical Breakdown Voltage vs Junction Temperature




Figure 13 Typical Capacitance vs Drain to Source Voltage




Figure 14 Typical Gate Charge vs Gate to Source Voltage




Figure 15 Typical Body Diode Transfer Characteristics




Figure 16 Unclamped Inductive Switching Capability

Test Circuit and Waveform




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveform




Figure 19. Resistive Switching Test Circuit




Figure 20. Resistive Switching Waveforms




Figure 21. Diode Reverse Recovery Test Circuit




Figure 22. Diode Reverse Recovery Waveform




Figure 23. Unclamped Inductive Switching Test Circuit





Figure 24. Unclamped Inductive Switching Waveforms

Package Information:



项 目	规范(mm)	
	MIN	MAX
A	6.40	6.80
B	5.80	6.20
B1	1.00	1.20
C	2.20	2.40
C1	0.20	0.40
C2	0.30	0.50
D	0.40	0.60
E	0.50	0.70
F	0.40	0.60
G	0.70	0.90
H	1.60	2.00
H1	0.30	0.40
L	9.20	9.60
M	5.10	5.50
N	2.09	2.49

TO-251 Package

