# RENESAS

# 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE ICS1894-40

# Description

The ICS1894-40 is a low-power, physical-layer device (PHY) that supports the ISO/IEC 10Base-T and 100Base-TX Carrier-Sense Multiple Access/Collision Detection (CSMA/CD) Ethernet standards, ISO/IEC 8802.3. It is intended for RMII/MII, Node/Repeater applications and includes the Auto-MDIX feature that automatically corrects crossover errors in plant wiring.

The ICS1894-40 incorporates Digital-Signal Processing (DSP) control in its Physical-Medium Dependent (PMD) sub-layer. As a result, it can transmit and receive data on unshielded twisted-pair (UTP) category 5 cables with attenuation in excess of 24 dB at 100MHz.

The ICS1894-40 provides a Serial-Management Interface for exchanging command and status information with a Station-Management (STA) entity. The ICS1894-40 Media-Dependent Interface (MDI) can be configured to provide either half-duplex or full-duplex operation at data rates of 10 Mb/s or 100Mb/s.

In addition, the ICS1894-40 includes a programmable LED and interrupt output function. The LED outputs can be configured through registers to indicate the occurance of certain events such as LINK, COLLISION, ACTIVITY, etc. The purpose of the programmable interrupt output is to notify the PHY controller device immediately when a certain event happens instead of having the PHY controller continuously poll the PHY. The events that could be used to generate interrupts are: receiver error, Jabber, page received, parallel detect fault, link partner acknowledge, link status change, auto-negotiation complete, remote fault, collision, etc.

The ICS1894-40 has deep power modes that can result in significant power savings when the link is broken.

**Applications:** NIC cards, PC motherboards, switches, routers, DSL and cable modems, game machines, printers, network connected appliances, and industrial equipment.

# **Features**

- Supports category 5 cables and above with attenuation in excess of 24dB at 100 MHz.
- Single-chip, fully integrated PHY provides PCS, PMA, PMD, and AUTONEG sub layers functions of IEEE standard.
- 10Base-T and 100Base-TX IEEE 8802.3 compliant
- MIIM (MDC/MDIO) management bus for PHY register configuration
- RMII interface support with external 50 MHz system clock
- Single 3.3V power supply
- Highly configurable, supports:
  - Media Independent Interface (MII)
  - Auto-Negotiation with Parallel detection
  - Node applications, managed or unmanaged
  - 10M or 100M full and half-duplex modes
  - Loopback mode for Diagnostic Functions
- Auto-MDI/MDIX crossover correction
- Low-power CMOS (typically 300 mW)
- Power-Down mode (typically 21mW)
- · Clock and crystal supported in MII mode
- Programmable LEDs
- Interrupt output pin
- Fully integrated, DSP-based PMD includes:
  - Adaptive equalization and baseline-wander correction
  - Transmit wave shaping and stream cipher scrambler
  - MLT-3 encoder and NRZ/NRZI encoder
- Core power supply (3.3 V)
- 3.3 V/1.8 V VDDIO operation supported
- Smart power control with deep power down feature
- Available in 40-pin (6mm x 6mm) QFN package, Pb-free
- Industrial Temp and Lead Free


1

## Not recommended for new designs


- For full/half duplex RMII only interface support, please refer to ICS1894-43 datasheet.

- For full/half duplex MII only interface support, please refer to ICS1894-44 datasheet.
- ICS1894-43 and ICS1894-44 are pin-compatible with ICS1894-40.

# **Block Diagram**



# **Pin Assignment**



# **Pin Descriptions**

Pin	Pin	Pin	Pin Description	
Number	Name	Туре		
1	AMDIX	IN/Ipu	AMDIX Enable	
2	TP_AP	AIO	Twisted pair port A (for either transmit or receive) positive signal	
3	TP_AN	AIO	Twisted pair port A (for either transmit or receive) negative signal	
4	VSS	Ground	Connect to ground.	
5	VDD	Power	3.3V Power Supply	
6	TP_BN	AIO	Twisted pair port B (for either transmit or receive) negative signal	
7	TP_BP	AIO	Twisted pair port B (for either transmit or receive) positive signal	
8	VDD	Power	3.3V Power Supply	
9	TCSR	AIO	Transmit Current bias pin, connected to Vdd and ground via two resistors.	
10	VSS	Ground	Connect to ground.	
11	RESET_N	Input	Hardware reset for the whole chip (active low)	
12	P2/INT	IO/Ipd	PHY address Bit 2 as input (during power on reset and hardware reset) Interrupt output as output (default active low, can be programmed to active high)	
13	MDIO	IO	Management Data Input/Output	
14	MDC	Input	Management Data Clock	
15	VDDIO	Power	3.3 V IO Power Supply.	
16	HWSW/ CRS	IO/Ipd	Hardware/Software control for phy speed as input (during power on reset and hardware reset) and CRS output in MII mode.	
17	Regpin/ COL	IO/lpd	Full register access enable as input (during power on reset and hardware reset) and COL output in MII mode	
18	AMDIX/RXD3	IO/Ipu	AMDIX hardware enable as input (during power on reset and hardware reset) Receive data Bit 3 as output in MII mode	
19	P3/RXD2	IO/lpd	PHY address Bit 3 as input (during power on reset and hardware reset) Receive data Bit 2 as output in MII mode	
20	RXTRI/ RXD1	IO/Ipd	RX isolate enable (during power on reset and hardware reset) Received data Bit 1 as output in both RMII and MII modes	
21	SI/LED4	IO/lpd	MII/SI mode select as input (during power on reset and hardware reset) and LED #4 as output	
22	FDPX/ RXD0	IO/Ipu	Full duplex enable (during power on reset and hardware reset) Received data Bit 0 as output in both RMII and MII modes.	
23	RMII/RXDV	IO/lpd	RMII/MII select as input (during power on reset and hardware reset) Receive data valid in MII mode and CRS_DV in RMII mode as output	
24	SPEED	lpu	10/100M input select. 1 = 100M mode, 0 = 10M mode.	
25	TXER	IN	TXER Input	
26	ANSEL/ RXCLK9	IO/Ipu	Auto-negotiation enable(during power on reset and hardware reset) Receive clock as output in MII mode	
27	NOD/ RXER	IO/lpd	Node/repeater select (during power on reset and hardware reset) Receive error as output in MII mode	

Pin	Pin	Pin	Pin Description	
Number	Name	Туре		
28	SPEED/	IO/Ipu	10M/100M select as input (during power on reset and hardware reset)	
	TXCLK		Transmit clock as output in MII mode	
29	TXEN	Input	Transmit enable for both RMII and MII modes	
30	TXD0	Input	Transmit data Bit 0 for both RMII and MII modes	
31	VDDD	Power	Core Power Supply	
32	LED3	IO/Ipu	LED3 output	
33	TXD1	Input	Transmit data Bit 1for both RMII and MII modes	
34	TXT2	Input	Transmit data Bit 2 for MII mode	
35	TXD3	Input	Transmit data Bit 3 for MII mode	
36	REF_OUT	Output	25 MHz crystal output	
37	REF_IN	Input	25 MHz crystal (or clock) input for MII mode. 50MHz clock input for RMII mode	
38	P4/LED2	IO/Ipu	PHY address Bit 4 as input (always latched high during power on reset and hardware reset) and LED # 2 as output	
39	P0/LED0	IO	PHY address Bit 0 as input (during power on reset and hardware reset) and LED # 0(function configurable, default is "activity/no activity") as output	
40	P1/ISO/LED1	IO	PHY address Bit 1 as input (during power on reset and hardware reset) and LED # 1 (function configurable, default is "10/100 mode") as output	

#### Notes:

- 1. AIO: Analog input/output PAD.
  - IO: Digital input/output.

IN/Ipu: Digital input with internal 20k pull-up.

IN/Ipd: Digital input with internal 20k pull-down.

IO/Ipu: Digital input/output with internal 20k pull-up.

IO/Ipd: Digital input/output with internal 20k pull-down.

- 2. MII Rx Mode: The RXD[3..0] bits are synchronous with RXCLK. When RXDV is asserted, RXD[3..0] presents valid data to MAC on the MII interface. RXD[3..0] is invalid when RXDV is de-asserted.
- 3. RMII Rx Mode: The RXD[1:0] bits are synchronous with REFIN. For each clock period in which CRS\_DV is asserted, two bits of recovered data are sent from the PHY to the MAC.
- 4. MII Tx Mode: The TXD[3..0] bits are synchronous with TXCLK. When TXEN is asserted, TXD[3..0] presents valid data from the MAC on the MII interface. TXD[3..0] has no effect when TXEN is de-asserted.

4

5. RMII Tx Mode: The TXD[1:0] bits are synchronous with REFIN. For each clock period in which TX\_EN is asserted, two bits of data are received by the PHY from the MAC.

# **Strapping Options**

Pin Number	Pin Name	Pin Type <sup>1</sup>	Pin Function	
1	AMDIX	IN/Ipu	1 = AMDIX enable 0 = AMDIX disable	
16	HWSW/CRS	IO/Ipd	Hardware pin select enable. Active during power-on and hardware reset.	
17	REGPIN/COL	IO/Ipd	Full register access enable. Active during power-on and hardware reset.	
18	AMDIX/RXD2	IO/Ipu	1 = AMDIX enable 0 = AMDIX disable	
38	<b>P4</b> /LED2	IO/Ipu	The PHY address is set by P[4:0] at power-on reset. P0 and P1 must have external	
19	<b>P3</b> /RXD2	IO/Ipd	pull-up or pull-down to set address at start up.	
12	<b>P2</b> /INT	IO/Ipd		
40	P1/ISO/LED1	IO/		
39	<b>P0</b> /LED0	IO/		
21	SI/LED4	IO/Ipd	MII/SI mode select. Active during power-on and hardware reset.	
20	RXTRI/RXD1	IO/Ipd	1=Realtime receiver isolation enable <sup>3</sup> ; 0=RX output enable	
22	FDPX/RXD0	IO/Ipu	1=Full duplex 0=Half duplex Ignored if Auto negotiation is enabled	
23	<b>RMII/</b> RXDV	IO/Ipd	[1x]=RMII mode [01]=SI mode (Serial interface mode) [00]=MII mode	
24	SPEED	IO/Ipu	1=100M mode 0=10M mode	
26	ANSEL/RXCLK	IO/Ipu	1=Enable auto negotiation 0=Disable auto negotiation	
27	NOD/RXER	IO/Ipd	0=Node mode 1=repeater mode	
28	SPEED/TXCLK	IO/Ipu	1=100M mode 0=10M mode Ignored if Auto negotiation is enabled	
32	LED3	IO/Ipu	LED3 output	

**1.** IO/Ipu = Digital Input with internal 20k pull-up during power on reset/hardware reset; output pin otherwise.

**2.** IO/Ipd = Digital Input with internal 20k pull-down during power on reset/hardware reset; output pin otherwise.

**3.** If RXTRI/RXD1 pin is latched high during power on reset/hardware reset, P1/ISO/LED1 functions as RX real time isolation control input after latch and LED1 function will be disabled.

5

# **Functional Description**

The ICS1894-40 is an ethernet PHYceiver. During data transmission, it accepts sequential nibbles/di-bits from the MAC (Media Access Control), converts them into a serial bit stream, encodes them, and transmits them over the medium

through an external isolation transformer. When receiving data, the ICS1894-40 converts and decodes a serial bit stream (acquired from an isolation transformer that interfaces with the medium) into sequential nibbles/di-bits. It subsequently presents these nibbles/di-bits to the MAC Interface.

The ICS1894-40 implements the OSI model's physical layer, consisting of the following, as defined by the ISO/IEC 8802-3 standard:

- Physical Coding sublayer (PCS)
- Physical Medium Attachment sublayer (PMA)
- Physical Medium Dependent sublayer (PMD)
- Auto-Negotiation sublayer

The ICS1894-40 is transparent to the next layer of the OSI model, the link layer. The link layer has two sublayers: the Logical Link Control sublayer and the MAC sublayer. The ICS1894-40 can interface directly with the MAC via MII/RMII interface signals.

The ICS1894-40 transmits framed packets acquired from its MAC Interface and receives encapsulated packets from another PHY, which it translates and presents to its MAC Interface.

**Note:** As per the ISO/IEC standard, the ICS1894-40 does not affect, nor is it affected by, the underlying structure of the MAC frame it is conveying.

#### 100Base-TX Operation

During 100Base-TX data transmission, the ICS1894-40 accepts packets from the MAC and inserts Start-of-Stream Delimiters (SSDs) and End-of-Stream Delimiters (ESDs) into the data stream. The ICS1894-40 encapsulates each MAC frame, including the preamble, with an SSD and an ESD. As per the ISO/IEC Standard, the ICS1894-40 replaces the first octet of each MAC preamble with an SSD and appends an ESD to the end of each MAC frame.

When receiving data from the medium, the ICS1894-40 removes each SSD and replaces it with the pre-defined preamble pattern before presenting the data on the MAC Interface. When the ICS1894-40 encounters an ESD in the received data stream, signifying the end of the frame, it ends the presentation of data on the MAC Interface. Therefore, the local MAC receives an unaltered copy of the transmitted frame sent by the remote MAC.

During periods when MAC frames are being neither transmitted nor received, the ICS1894-40 signals and detects the IDLE condition on the Link Segment. In the 100Base-TX mode, the ICS1894-40 transmit channel sends a continuous stream of scrambled ones to signify the IDLE condition. Similarly, the ICS1894-40 receive channel continually monitors its data stream and looks for a pattern of scrambled ones. The results of this signaling and monitoring provide the ICS1894-40 with the means to establish the integrity of the Link Segment between itself and its remote link partner and inform its Station Management Entity (SME) of the link status.

#### **10Base-T Operation**

During 10Base-T data transmission, the ICS1894-40 inserts only the IDL delimiter into the data stream. The ICS1894-40 appends the IDL delimiter to the end of each MAC frame. However, since the 10Base-T preamble already has a Start-of-Frame delimiter (SFD), it is not required that the ICS1894-40 insert an SSD-like delimiter.

When receiving data from the medium (such as a twisted-pair cable), the ICS1894-40 uses the preamble to synchronize its receive clock. When the ICS1894-40 receive clock establishes lock, it presents the preamble nibbles to the MAC Interface.

In 10M operations, during periods when MAC frames are being neither transmitted nor received, the ICS1894-40 signals and detects Normal Link Pulses. This action allows the integrity of the Link Segment with the remote link partner to be established and then reported to the ICS1894-40's SME.

#### **Auto-Negotiation**

The ICS1894-40 conforms to the auto-negotiation protocol, defined in Clause 28 of the IEEE 802.3u specification. Autonegotiation is enabled by either hardware pin strapping (pin 20) or software (register 0h bit 12).

Auto-negotiation allows link partners to select the highest common mode of operation. Link partners advertise their capabilities to each other, and then compare their own capabilities with those they received from their link partners. The highest speed and duplex setting that is common to the two link partners is selected as the mode of operation.

The following list shows the speed and duplex operation mode from highest to lowest.

- Priority 1: 100Base-TX, full-duplex
- Priority 2: 100Base-TX, half-duplex
- Priority 3: 10Base-T, full-duplex
- Priority 4: 10Base-T, half-duplex

If auto-negotiation is not supported or the ICS1894-40 link partner is forced to bypass auto-negotiation, the ICS1894-40 sets its operating mode by observing the signal at its receiver. This is known as parallel detection, and allows the ICS1894-40 to establish link by listening for a fixed signal protocol in the absence of auto-negotiation advertisement protocol.

## **MII Management (MIIM) Interface**

The ICS1894-40 supports the IEEE 802.3 MII Management Interface, also known as the Management Data Input / Output (MDIO) Interface. This interface allows upper-layer devices to monitor and control the state of the ICS1894-40. An external device with MIIM capability is used to read the PHY status and/or configure the PHY settings. Additional details on the MIIM interface can be found in Clause 22.2.4.5 of the IEEE 802.3u Specification.

- A physical connection that incorporates the clock line (MDC) and the data line (MDIO).
- A specific protocol that operates across the aforementioned physical connection that allows an external controller to communicate with one or more ICS1894-40 devices. Each ICS1894-40 device is assigned a PHY address that is set by the P[4:0] strapping pins
- An internal addressable set of thirty-one 8-bit MDIO registers. Register [0:6] are required, and their functions are defined by the IEEE 802.3u Specification. The additional registers are provided for expanded functionality.

The ICS1894-40 supports MIIM in both MII mode and RMII mode.

The following table shows the MII Management frame format for the ICS1894-40.

The MIIM interface consists of the following:

#### **MII Management Frame Format**

	Preamble	Start of Frame	Read/Write OP Code	PHY Address Bits [4:0]	REG Address Bits [4:0]	TA	Data Bits [15:0]	Idle
Read	32 1's	01	10	1AAAA	RRRRR	Z0	DDDDDDDD_DDDDDDD	Z
Write	32 1's	01	01	00AAA	RRRRR	10	DDDDDDD_DDDDDDD	Z

# Interrupt (INT)

P2/INT (pin 12) is an optional interrupt signal that is used to inform the external controller that there has been a status update in the ICS1894-40 PHY register. Register 23 shows the status of the various interrupts while register 22 controls the enabling/disabling of the interrupts.

#### **MII Data Interface**

The Media Independent Interface (MII) is specified in Clause 22 of the IEEE 802.3u Specification. It provides a common interface between physical layer and MAC layer devices, and has the following key characteristics:

- Supports 10Mbps and 100Mbps data rates.
- Uses a 25MHz reference clock, sourced by the PHY.
- Provides independent 4-bit wide (nibble) transmit and receive data paths.
- Contains two distinct groups of signals: one for transmission and the other for reception.

The ICS1894-40 is configured for MII mode upon power-up

or hardware reset with the following:

7

 A 25MHz crystal connected to REFIN, REFOUT (pins 7, 36), or an external 25MHz clock source (oscillator) connected to REFIN

## **MII Signal Definition**

The following table describes the MII signals. Refer to Clause 22 of the IEEE 802.3u Specification for detailed information.

MII Signal Name	Direction (with respect to PHY, ICS1894-40 signal)	Direction (with respect to MAC)	Description
TXCLK	Output	Input	Transmit Clock (2.5MHz for 10Mbps; 25MHz for 100Mbps)
TXEN	Input	Output	Transmit Enable
TXD[3:0]	Input	Output	Transmit Data [3:0]
RXCLK	Output	Input	Receive Clock (2.5MHz for 10Mbps; 25MHz for 100Mbps)
RXDV	Output	Input	Receive Data Valid
RXD[3:0]	Output	Input	Receive Data [3:0]
RXER	Output	Input, or (not required)	Receive Error
CRS	Output	Input	Carrier Sense
COL	Output	Input	Collision Detection

# Transmit Clock (TXCLK)

TXCLK is sourced by the PHY. It is a continuous clock that provides the timing reference for TXEN and TXD[3:0]. TXCLK is 2.5MHz for 10Mbps operation and 25MHz for 100Mbps operation.

# Transmit Enable (TXEN)

TXEN indicates the MAC is presenting nibbles on TXD[3:0] for transmission. It is asserted synchronously with the first nibble of the preamble and remains asserted while all nibbles to be transmitted are presented on the MII, and is negated prior to the first TXCLK following the final nibble of a frame. TXEN transitions synchronously with respect to TXCLK.

# Transmit Data (TXD[3:0])

TXD[3:0] transitions synchronously with respect to TXCLK. When TXEN is asserted, TXD[3:0] are accepted for transmission by the PHY. TXD[3:0] is "00" to indicate idle when TXEN is de-asserted. Values other than "00" on TXD[3:0] while TXEN is de-asserted are ignored by the PHY.

# **Receive Clock (RXCLK)**

RXCLK provides the timing reference for RXDV, RXD[3:0], and RXER.

- In 10Mbps mode, RXCLK is recovered from the line while carrier is active. RXCLK is derived from the PHY's reference clock when the line is idle, or link is down.
- In 100Mbps mode, RXCLK is continuously recovered from the line. If link is down, RXCLK is derived from the PHY's reference clock.

RXCLK is 2.5MHz for 10Mbps operation and 25MHz for 100Mbps operation.

# **Receive Data Valid (RXDV)**

RXDV is driven by the PHY to indicate that the PHY is presenting recovered and decoded nibbles on RXD[3:0].

- In 10Mbps mode, RXDV is asserted with the first nibble of the SFD (Start of Frame Delimiter), and remains asserted until the end of the frame.
- In 100Mbps mode, RXDV is asserted from the first nibble of the preamble to the last nibble of the frame.

RXDV transitions synchronously with respect to RXCLK.

# Receive Data (RXD[3:0])

8

RXD[3:0] transitions synchronously with respect to RXC. For each clock period in which RXDV is asserted, RXD[3:0] transfers a nibble of recovered data from the PHY.

#### **Receive Error (RXER)**

RXER is asserted for one or more RXCLK periods to indicate that an error (e.g. a coding error or any error that a PHY is capable of detecting, and that may otherwise be undetectable by the MAC sub-layer) was detected somewhere in the frame presently being transferred from the PHY. RXER transitions synchronously with respect to RXC. While RXDV is de-asserted, RXER has no effect on the MAC.

#### **Carrier Sense (CRS)**

CRS is asserted and de-asserted as follows:

- In 10Mbps mode, CRS assertion is based on the reception of valid preambles. CRS de-assertion is based on the reception of an end-of-frame (EOF) marker.
- In 100Mbps mode, CRS is asserted when a start-of-stream delimiter, or /J/K symbol pair is detected. CRS is deasserted when an end-of-stream delimiter, or /T/R symbol pair is detected. Additionally, the PMA layer de-asserts CRS if IDLE symbols are received without /T/R.

#### Collision (COL)

COL is asserted in half-duplex mode whenever the transmitter and receiver are simultaneously active on the line. This is used to inform the MAC that a collision has occurred during its transmission to the PHY.

COL transitions asynchronously with respect to TXCLK and RXCLK.

#### **Reduced MII (RMII) Data Interface**

The Reduced Media Independent Interface (RMII) specifies a low pin count Media Independent Interface (MII). It provides a common interface between physical layer and MAC layer devices, and has the following key characteristics:

- Supports 10Mbps and 100Mbps data rates.
- Uses a single 50MHz reference clock provided by the MAC or the system board.
- Provides independent 2-bit wide (di-bit) transmit and receive data paths.
- Contains two distinct groups of signals: one for transmission and the other for reception.

© 2019 Renesas Electronics Corporation

In RMII mode, a 50 MHz reference clock is connected to REFIN(pin 30).

#### **RMII Signal Definition**

The following table describes the RMII signals. Refer to RMII Specification for detailed information.

RMII Signal Name	Direction (with respect to PHY, ICS1894-40 signal)	Direction (with respect to MAC)	Description
REFIN	Input	Input or Output	Synchronous 50 MHz clock reference for receive, transmit and control interface
TX_EN	Input	Output	Transmit Enable
TXD[1:0]	Input	Output	Transmit Data [1:0]
RXD[1:0	Output	Input	Receive Data [1:0]
RX_ER	Output	Input, or (not required)	Receive Error
CRS_DV[RXDV]	Output	Input	Carrier Sense/Data Valid

## **Reference Clock (REFIN)**

REFIN is sourced by the MAC or system board. It is a continuous 50MHz clock that provides the timing reference for TX\_EN, TXD[1:0], CRS\_DV, RXD[1:0], and RX\_ER.

#### Transmit Enable (TX\_EN)

TX\_EN indicates that the MAC is presenting di-bits on TXD[1:0] for transmission. It is asserted synchronously with the first nibble of the preamble and remains asserted while all di-bits to be transmitted are presented on the RMII, and is negated prior to the first REFIN following the final di-bit of a frame. TX\_EN transitions synchronously with respect to REFIN.

## Transmit Data [1:0] (TXD[1:0])

TXD[1:0] transitions synchronously with respect to REFIN. When TX\_EN is asserted, TXD[1:0] are accepted for transmission by the PHY. TXD[1:0] is "00" to indicate idle when TX\_EN is de-asserted. Values other than "00" on TXD[1:0] while TX\_EN is de-asserted are ignored by the PHY.

#### Carrier Sense/Data Valid (CRS\_DV[RXDV])

CRS\_DV, identified as RXDV (pin 23), shall be asserted by the PHY when the receive medium is non-idle. The specifics of the definition of idle for 10BASE-T and 100BASE-X are contained in IEEE 802.3 [1] and IEEE 802.3u [2]. CRS\_DV is asserted asynchronously on detection of carrier due to the criteria relevant to the operating mode. That is, in 10BASE-T mode, when squelch is passed or in 100BASE-X mode when 2 non-contiguous zeroes in 10 bits are detected carrier is said to be detected. Loss of carrier shall result in the deassertion of CRS DV synchronous to the cycle of REFIN which presents the first di-bit of a nibble onto RXD[1:0] (i.e. CRS DV is deasserted only on nibble boundaries). If the PHY has additional bits to be presented on RXD[1:0] following the initial deassertion of CRS DV, then the PHY shall assert CRS DV on cycles of REFIN which present the second di-bit of each nibble and deassert CRS DV on cycles of REFIN which present the first di-bit of a nibble. The result is: Starting on nibble boundaries CRS DV toggles at 25 MHz in 100Mb/s mode and 2.5 MHz in 10Mb/s mode when the Carrier event ends before the RX DV signal internal to the PHY is deasserted (i.e. the FIFO still has bits to transfer when the carrier event ends.) Therefore, the MAC can accurately recover RX DV and the Carrier event end time. During a false carrier event, CRS DV shall remain asserted for the duration of carrier activity.

The data on RXD[1:0] is considered valid once CRS\_DV is asserted. However, since the assertion of CRS\_DV is asynchronous relative to REFIN, the data on RXD[1:0] shall be "00" until proper receive signal decoding takes place (see definition of RXD[1:0] behavior).

\***Note:** CRS\_DV is asserted asynchronously in order to minimize latency of control signals through the PHY.

#### Receive Data [1:0] (RXD[1:0])

10

RXD[1:0] transitions synchronously to REFIN. For each clock period in which CRS\_DV is asserted, RXD[1:0] transfers two bits of recovered data from the PHY. RXD[1:0] is "00" to indicate idle when CRS\_DV is de-asserted. Values other than "00" on RXD[1:0] while CRS\_DV is de-asserted are ignored by the MAC.

## **Receive Error (RX\_ER)**

RX\_ER is asserted for one or more REFIN periods to indicate that an error (e.g. a coding error or any error that a PHY is capable of detecting, and that may otherwise be undetectable by the MAC sub-layer) was detected somewhere in the frame presently being transferred from the PHY. RX\_ER transitions synchronously with respect to REFIN. While CRS\_DV is de-asserted, RX\_ER has no effect on the MAC.

# Auto-MDI/MDIX Crossover

The ICS1894-40 includes the auto-MDI/MDIX crossover feature. In a typical CAT 5 Ethernet installation the transmit twisted pair signal pins of the RJ45 connector are crossed over in the CAT 5 wiring to the partners receive twisted pair signal pins and receive twisted pair to the partners transmit twisted pair. This is usually accomplished in the wiring plant. Hubs generally wire the RJ45 connector crossed to accomplish the crossover. Two types of CAT 5 cables (straight and crossed) are available to achieve the correct connection. The Auto-MDI/MDIX feature automatically corrects for miss-wired installations by automatically swapping transmit and receive signal pairs at the PHY when no link results. Auto-MDI/MDIX is automatic, but may be disabled for test purposes by writing MDIO register 19 Bits 9:8 in the MDIO register. The Auto-MDI/MDIX function is independent of Auto-Negotiation and preceeds Auto-Negotiation when enabled.

## Auto MDI/MDIX Table

AMDIX_EN (pin 18)	AMDIX_EN [Reg 19:9]	MDI_MODE [Reg 19:8]	Tx/Rx MDI Configuration
х	0	0	straight
х	0	1	cross
0	1	х	straight
1	1	x	straight/cross (auto select)
Default	L	L	
1	1	0	straight/cross (auto select)

#### **Definitions:**

straight	transmit = TP_AP & TP_AN
	receive = TP_BP & TP_BN
cross	transmit = TP_BP & TP_BN
	receive = TP_AP & TP_AN

AMDIX\_EN (Pin 18) AMDIX enable pin with 20 kOhm pull-up resistor AMDIX\_EN [19:9] MDIO register 19h bit 9 MDI\_MODE [19:8] MDIO register 19h bit 8

The ICS1894-40 supports a Deep Power Mode (DPD) that is enabled under the following conditions:


1. The Phy is not Receiving any signal from the partner (Link Down)

2. The MAC is not transmitting data to the Phy (TXEN Low)

Once the above conditions are met, the Phy goes into DPD mode after 32s (typical).

The logic internal to the device can be selectively shut down in DPD mode depending on Register 24 Bits 8-4.

## Block Diagram of the Different Sections of the PHY as Affected by Register 24 bits




12

# **Clock Reference Interface**

The REFIN pin provides the ICS1894-40 Clock Reference Interface. The ICS1894-40 requires a single clock reference with a frequency of 25 MHz ±50 parts per million. This accuracy is necessary to meet the interface requirements of the ISO/IEEE 8802-3 standard, specifically clauses 22.2.2.1 and 24.2.3.4. The ICS1894-40 supports two clock source configurations: a CMOS oscillator or a CMOS driver. The input to REFIN is CMOS (10% to 90% VDD), not TTL. Alternately, a 25MHz crystal may be used.

#### © 2019 Renesas Electronics Corporation

#### **Crystal or Oscillator Connection**



13

If a crystal is used as the clocking source, connect it to both the REF\_IN (pin 37) and REF\_OUT (pin 36) pins of the ICS1894-40. A pair of bypass capacitors on either side of the crystal are connected to ground. The crystal is used in the parallel resonance or anti-resonance mode. The value of the load caps serve to adjust the final frequency of the crystal oscillation. Typical applications would use 25 pF load caps. The exact value will be affected by the board routing capacitance on REF\_IN and REF\_OUT pins. Smaller load capacitors raise the frequency of oscillation. Once the exact value of load capacitance is established it will be the same for all boards using the same specification crystal. The best way to measure the crystal frequency is to measure the frequency of TXCLK (pin 28) using a frequency counter with a 1 second gate time. Using the buffered output TXCLK prevents the crystal frequency from being affected by the measurement. The crystal specification is shown in the *25MHz Crystal Specification* table.

## 25 MHz Crystal Specification Table

Specifications	Symbol	Minimum	Typical	Maximum	Unit
Fundamental Frequency	F0	24.99875	25.00000	25.00125	MHz
Freq. Tolerance	$\Delta$ F/f			±50	ppm
Input Capacitance	Cin		3		pF

#### 25 MHz Oscillator Specification table

Specifications	Symbol	Minimum	Typical	Maximum	Unit
Output Frequency	F0	24.99875	25.00000	25.00125	MHz
Freq. Stability (including aging)	$\Delta$ F/f			±50	ppm
Duty cycle CMOS level one-half VDD	Tw/T	35		65	%
VIH		2.79			Volts
VIL				0.33	Volts

## 50 MHz Oscillator Specification table

Specifications	Symbol	Minimum	Typical	Maximum	Unit
Output Frequency	F0	49.9975	50.00000	50.0025	MHz
Freq. Stability (including aging)	$\Delta$ F/f			±50	ppm
Duty cycle CMOS level one-half VDD	Tw/T	35		65	%
VIH		2.79			Volts
VIL				0.33	Volts

## **Status Interface**

The ICS1894-40 has five multi-function configuration pins that report the PHY status by providing signals that are intended for driving LEDs. Configuration is set by Bank0 Register 20.

## Pins for Monitoring the Data Link table

Pin	LED Driven by the Pin's Output Signal
P0/LED0	Link, Activity, Tx, Rx, COL, Mode, Dplx
P1/ISO/LED1	Link, Activity, Tx, Rx, COL, Mode, Dplx
P4/LED2	Link, Activity, Tx, Rx, COL, Mode, Dplx
LED3	Link, Activity, Tx, Rx, COL, Mode, Dplx
SI/LED4	Link, Activity, Tx, Rx, COL, Mode, Dplx

#### Note:

1. During either power-on reset or hardware reset, each multi-function configuration pin is an input that is sampled when the ICS1894-40 exits the reset state. After sampling is complete, these pins are output pins that can drive status LEDs.

2. A software reset does not affect the state of a multi-function configuration pin. During a software reset, all multi-function configuration pins are outputs.


3. The P0/LED0 and P1/ISO/LED1 pins must be pulled either up or down with an external resistor to establish the address of the ICS1894-40. The P2/INT, P3/RXD2 and P4/LED2 pins have internal pull-up/ pull-down resistors. LEDs may be placed in series with these resistors to provide a designated status indicator as described in the *Pins for Monitoring the Data Link* table. Use 1KΩ resistors.

**Caution:** Pins listed in the *Pins for Monitoring the Data Link* table must not float.

4. As outputs, the asserted state of a multi-function configuration pin is the inverse of the sense sampled during reset. This inversion provides a signal that can illuminate an LED during an asserted state. For example, if a multi-function configuration pin is pulled down to ground through an LED and a current-limiting resistor, then the sampled sense of the input is low. To illuminate this LED for the asserted state, the output is driven high.

5. Adding  $10K\Omega$  resistors across the LEDs ensures the PHY address is fully defined during slow VDD power-ramp conditions.

The following figure shows typical biasing and LED connections for the ICS1894-40.



15

#### The above circuit decodes the PHY address = 17

# **Register Map**

Register Address	Register Name	Basic / Extended
0	Control	Basic
1	Status	Basic
2,3	PHY Identifier	Extended
4	Auto-Negotiation Advertisement	Extended
5	Auto-Negotiation Link Partner Ability	Extended
6	Auto-Negotiation Expansion	Extended
7	Auto-Negotiation Next Page Transmit	Extended
8	Auto-Negotiation Next Page Link Partner Ability	Extended
9 through 15	Reserved by IEEE	Extended
16 through 31	Vendor-Specific (IDT) Registers	Extended

# **Register Description**

Bit	Definition	When Bit = 0	When Bit = 1	Access <sup>2</sup>	SF <sup>2</sup>	Default <sup>3</sup>	Hex
Register	0 - Control						
0.15	Reset	No effect	Reset mode	RW	SC	0	3
0.14	Loopback enable	Disable Loopback mode	Enable Loopback mode	RW	-	0	
0.13	Speed select <sup>1</sup>	10 Mbps operation	100 Mbps operation	RW	-	1	
0.12	Auto-Negotiation enable	Disable Auto-Negotiation	Enable Auto-Negotiation	RW	-	1	
0.11	Low-power mode	Normal power mode	Low-power mode	RW	-	0	1
0.10	Isolate	No effect	Isolate from MII	RW	-	0	
0.9	Auto-Negotiation restart	No effect	Restart Auto-Negotiation	RW	SC	0	
0.8	Duplex mode	Half-duplex operation	Full-duplex operation	RW	-	1	
0.7	Collision test	No effect	Enable collision test	RW	-	0	0
0.6	IEEE reserved	Always 0	N/A	RO	-	0†	
0.5	IEEE reserved	Always 0	N/A	RO	-	0†	
0.4	IEEE reserved	Always 0	N/A	RO	-	0†	
0.3	IEEE reserved	Always 0	N/A	RO	-	0†	0
0.2	IEEE reserved	Always 0	N/A	RO	-	0†	
0.1	IEEE reserved	Always 0	N/A	RO	-	0†	
0.0	IEEE reserved	Always 0	N/A	RO	-	0†	

16

Bit	Definition	When Bit = 0	When Bit = 1	Access <sup>2</sup>	SF <sup>2</sup>	Default <sup>3</sup>	Hex
Register '	1 - Control			1			
1.15	100Base-T4	Always 0. (Not supported.)	N/A	RO	-	0	7
1.14	100Base-TX full duplex	Mode not supported	Mode supported	CW	-	1	
1.13	100Base-TX half duplex	Mode not supported	Mode supported	CW	-	1	
1.12	10Base-T full duplex	Mode not supported	Mode supported	CW	-	1	
1.11	10Base-T half duplex	Mode not supported	Mode supported	CW	-	1	8
1.10	IEEE reserved	Always 0	N/A	CW	-	0†	
1.9	IEEE reserved	Always 0	N/A	CW	-	0†	
1.8	IEEE reserved	Always 0	N/A	CW	-	0†	
1.7	IEEE reserved	Always 0	N/A	CW	-	0†	0
1.6	MF Preamble suppression	PHY requires MF Preambles	PHY does not require MF Preambles	RO	—	0	
1.5	Auto-Negotiation complete	Auto-Negotiation is in process, if enabled	Auto-Negotiation is completed	RO	LH	0	
1.4	Remote fault	No remote fault detected	Remote fault detected	RO	LH	0	_
1.3	Auto-Negotiation ability	N/A	Always 1: PHY has Auto-Negotiation ability	RO	—	1	9
1.2	Link status	Link is invalid/down	Link is valid/established	RO	LL	0	_
1.1	Jabber detect	No jabber condition	Jabber condition detected	RO	LH	0	_
1.0	Extended capability	N/A	Always 1: PHY has extended capabilities	RO	-	1	
Register 2	2 - PHY Identifier	1		1	1 1		_
2.15	OUI bit 3   c	N/A	N/A	CW	-	0	0
2.14	OUI bit 4   d	N/A	N/A	CW	-	0	_
2.13	OUI bit 5   e	N/A	N/A	CW	-	0	
2.12	OUI bit 6   f	N/A	N/A	CW	-	0	
2.11	OUI bit 7   g	N/A	N/A	CW	-	0	0
2.10	OUI bit 8   h	N/A	N/A	CW	-	0	
2.9	OUI bit 9   I	N/A	N/A	CW	-	0	-
2.8	OUI bit 10   j	N/A	N/A	CW	-	0	
2.7	OUI bit 11   k	N/A	N/A	CW	-	0	1
2.6	OUI bit 12   I	N/A	N/A	CW	-	0	1
2.5	OUI bit 13   m	N/A	N/A	CW	-	0	1
2.4	OUI bit 14   n	N/A	N/A	CW	_	1	1

Bit	Definition	When Bit = 0	When Bit = 1	Access <sup>2</sup>	SF <sup>2</sup>	Default <sup>3</sup>	Hex
2.3	OUI bit 15   o	N/A	N/A	CW	_	0	5
2.2	OUI bit 16   p	N/A	N/A	CW	_	1	
2.1	OUI bit 17   q	N/A	N/A	CW	_	0	
2.0	OUI bit 18   r	N/A	N/A	CW	_	1	
Register	3 - PHY Identifier						
3.15	OUI bit 19   s	N/A	N/A	CW	-	1	F
3.14	OUI bit 20   t	N/A	N/A	CW	-	1	
3.13	OUI bit 21   u	N/A	N/A	CW	-	1	
3.12	OUI bit 22   v	N/A	N/A	CW	-	1	
3.11	OUI bit 23   w	N/A	N/A	CW	-	0	4
3.10	OUI bit 24   x	N/A	N/A	CW	-	1	
3.9	Manufacturer's Model Number bit 5	N/A	N/A	CW	_	0	
3.8	Manufacturer's Model Number bit 4	N/A	N/A	CW	-	0	
3.7	Manufacturer's Model Number bit 3	N/A	N/A	CW	-	0	5
3.6	Manufacturer's Model Number bit 2	N/A	N/A	CW	-	1	
3.5	Manufacturer's Model Number bit 1	N/A	N/A	CW	-	0	
3.4	Manufacturer's Model Number bit 0	N/A	N/A	CW	_	1	
3.3	Revision Number bit 3	N/A	N/A	CW	-	0	0
3.2	Revision Number bit 2	N/A	N/A	CW	-	0	
3.1	Revision Number bit 1	N/A	N/A	CW	-	0	
3.0	Revision Number bit 0	N/A	N/A	CW	-	0	
Register	4 - Auto-Negotiation Ac	Ivertisement					
4.15	Next Page	Next page not supported	Next page supported	R/W	_	0	0
4.14	IEEE reserved	Always 0	N/A	CW	_	0†	
4.13	Remote fault	Locally, no faults detected	Local fault detected	R/W	-	0	-
4.12	IEEE reserved	Always 0	N/A	CW	_	0†	
4.11	IEEE reserved	Always 0	N/A	CW	-	0†	1
4.10	IEEE reserved	Always 0	N/A	CW	-	0†	1
4.9	100Base-T4	Always 0. (Not supported.)	N/A	CW	-	0	
4.8	100Base-TX, full duplex	Do not advertise ability	Advertise ability	R/W	_	1	1

Bit	Definition	When Bit = 0	When Bit = 1	Access <sup>2</sup>	SF <sup>2</sup>	Default <sup>3</sup>	Hex
4.7	100Base-TX, half duplex	Do not advertise ability	Advertise ability	R/W	_	1	E
4.6	10Base-T, full duplex	Do not advertise ability	Advertise ability	R/W	_	1	
4.5	10Base-T half duplex	Do not advertise ability	Advertise ability	R/W	-	1	
4.4	Selector Field bit S4	IEEE 802.3-specified default	N/A	CW	_	0	
4.3	Selector Field bit S3	IEEE 802.3-specified default	N/A	CW	-	0	1
4.2	Selector Field bit S2	IEEE 802.3-specified default	N/A	CW	-	0	
4.1	Selector Field bit S1	IEEE 802.3-specified default	N/A	CW	-	0	
4.0	Selector Field bit S0	N/A	IEEE 802.3-specified default	CW	_	1	
Register	5 - Auto-Negotiation Lir	k Partner Ability					
5.15	Next Page	Next Page disabled	Next Page enabled	RO	_	0	0
5.14	Acknowledge	Always 0	N/A	RO	_	0	
5.13	Remote fault	No faults detected	Remote fault detected	RO	-	0	
5.12	IEEE reserved	Always 0	N/A	RO	-	0†	-
5.11	IEEE reserved	Always 0	N/A	RO	_	0†	0
5.10	IEEE reserved	Always 0	N/A	RO	-	0†	
5.9	100Base-T4	Always 0. (Not supported.)	N/A	RO	-	0	
5.8	100Base-TX, full duplex	Link partner is not capable	Link partner is capable	RO	_	0	
5.7	100Base-TX, half duplex	Link partner is not capable	Link partner is capable	RO	_	0	0
5.6	10Base-T, full duplex	Link partner is not capable	Link partner is capable	RO	-	0	
5.5	10Base-T, half duplex	Link partner is not capable	Link partner is capable	RO	-	0	
5.4	Selector Field bit S4	IEEE 802.3 defined. Always 0.	N/A	RO	_	0	
5.3	Selector Field bit S3	IEEE 802.3 defined. Always 0.	N/A	CW	-	0	0
5.2	Selector Field bit S2	IEEE 802.3 defined. Always 0.	N/A	CW	-	0	
5.1	Selector Field bit S1	IEEE 802.3 defined. Always 0.	N/A	CW	-	0	
5.0	Selector Field bit S0	N/A	IEEE 802.3 defined. Always 1.	CW	-	0	

Bit	Definition	When Bit = 0	When Bit = 1	Access <sup>2</sup>	SF <sup>2</sup>	Default <sup>3</sup>	Hex
Registe	r 6 - Auto-Negotiation Ex	pansion					
6.15	IEEE reserved	Always 0	N/A	CW	-	0†	0
6.14	IEEE reserved	Always 0	N/A	CW	-	0†	
6.13	IEEE reserved	Always 0	N/A	CW	-	0†	
6.12	IEEE reserved	Always 0	N/A	CW	-	0†	
6.11	IEEE reserved	Always 0	N/A	CW	-	0†	0
6.10	IEEE reserved	Always 0	N/A	CW	-	0†	
6.9	IEEE reserved	Always 0	N/A	CW	-	0†	
6.8	IEEE reserved	Always 0	N/A	CW	-	0†	
6.7	IEEE reserved	Always 0	N/A	CW	-	0†	0
6.6	IEEE reserved	Always 0	N/A	CW	-	0†	
6.5	IEEE reserved	Always 0	N/A	CW	-	0†	
6.4	Parallel detection fault	No Fault	Multiple technologies detected	RO	LH	0	
6.3	Link partner Next Page able	Link partner is not Next Page able	Link partner is Next Page able	RO	-	0	4
6.2	Next Page able	Local device is not Next Page able	Local device is Next Page able	RO	-	1	
6.1	Page received	Next Page not received	Next Page received	RO	LH	0	
6.0	Link partner Auto-Negotiation able	Link partner is not Auto-Negotiation able	Link partner is Auto-Negotiation able	RO	-	0	
Registe	r 7 - Auto-Negotiation Ne	ext Page Transmit	1	1	1 1		
7.15	Next Page	Last Page	Additional Pages follow	RW	-	0	2
7.14	IEEE reserved	Always 0	N/A	RO	-	0†	
7.13	Message Page	Unformatted Page	Message Page	RW	-	1	
7.12	Acknowledge 2	Cannot comply with Message	Can comply with Message	RW	-	0	
7.11	Toggle	Previous Link Code Word was zero	Previous Link Code Word was one	RO	-	0	0
7.10	Message code field /Unformatted code field	Bit value depends on the particular message	Bit value depends on the particular message	RW	-	0	1
7.9	Message code field /Unformatted code field	Bit value depends on the particular message	Bit value depends on the particular message	RW	-	0	1
7.8	Message code field /Unformatted code field	Bit value depends on the particular message	Bit value depends on the particular message	RW	-	0	1

Bit	Definition	When Bit = 0	When Bit = 1	Access <sup>2</sup>	SF <sup>2</sup>	Default <sup>3</sup>	Hex
7.7	Message code field /Unformatted code field	Bit value depends on the particular message	Bit value depends on the particular message	RW	-	0	0
7.6	Message code field /Unformatted code field	Bit value depends on the particular message	Bit value depends on the particular message	RW	-	0	
7.5	Message code field /Unformatted code field	Bit value depends on the particular message	Bit value depends on the particular message	RW	-	0	
7.4	Message code field /Unformatted code field	Bit value depends on the particular message	Bit value depends on the particular message	RW	-	0	
7.3	Message code field /Unformatted code field	Bit value depends on the particular message	Bit value depends on the particular message	RW	-	0	1
7.2	Message code field /Unformatted code field	Bit value depends on the particular message	Bit value depends on the particular message	RW	-	0	
7.1	Message code field /Unformatted code field	Bit value depends on the particular message	Bit value depends on the particular message	RW	-	0	-
7.0	Message code field /Unformatted code field	Bit value depends on the particular message	Bit value depends on the particular message	RW	-	1	-
Registe	r 8 - Auto-Negotiation Ne	xt Page Link Partner A	bility		<u> </u>		
8.15	Next Page	Last Page	Additional Pages follow	RO	_	0	0
8.14	IEEE reserved	Always 0	N/A	RO	_	0†	-
8.13	Message Page	Unformatted Page	Message Page	RO	_	0	_
8.12	Acknowledge 2	Cannot comply with Message	Can comply with Message	RO	-	0	-
8.11	Toggle	Previous Link Code Word was zero	Previous Link Code Word was one	RO	-	0	0
8.10	Message code field /Unformatted code field	Bit value depends on the particular message	Bit value depends on the particular message	RO	-	0	_
8.9	Message code field /Unformatted code field	Bit value depends on the particular message	Bit value depends on the particular message	RO	-	0	_
8.8	Message code field /Unformatted code field	Bit value depends on the particular message	Bit value depends on the particular message	RO	-	0	_
8.7	Message code field /Unformatted code field	Bit value depends on the particular message	Bit value depends on the particular message	RO	-	0	0
8.6	Message code field /Unformatted code field	Bit value depends on the particular message	Bit value depends on the particular message	RO	-	0	
8.5	Message code field /Unformatted code field	Bit value depends on the particular message	Bit value depends on the particular message	RO	-	0	
8.4	Message code field /Unformatted code field	Bit value depends on the particular message	Bit value depends on the particular message	RO	-	0	

Bit	Definition	When Bit = 0	When Bit = 1	Access <sup>2</sup>	SF <sup>2</sup>	Default <sup>3</sup>	Hex
8.3	Message code field /Unformatted code field	Bit value depends on the particular message	Bit value depends on the particular message	RO	_	0	0
8.2	Message code field /Unformatted code field	Bit value depends on the particular message	Bit value depends on the particular message	RO	-	0	
8.1	Message code field /Unformatted code field	Bit value depends on the particular message	Bit value depends on the particular message	RO	-	0	
8.0	Message code field /Unformatted code field	Bit value depends on the particular message	Bit value depends on the particular message	RO	-	0	
Register	9 through 15 - Reserve	d by IEEE					
Register	16 - Extended Control	Register					
16.15	Command Override Write enable	Disabled	Enabled	RW	SC	0	-
16.14	ICS reserved	Reserved	Reserved	RW/0	_	0	
16.13	ICS reserved	Reserved	Reserved	RW/0	_	0	
16.12	ICS reserved	Reserved	Reserved	RW/0	-	0	
16.11	ICS reserved	Reserved	Reserved	RW/0	-	0	-
16.10	PHY Address Bit 4			RO	-	1	
16.9	PHY Address Bit 3			RO	_	L	
16.8	PHY Address Bit 2			RO	-	L	
16.7	PHY Address Bit 1			RO	-	L	_
16.6	PHY Address Bit 0			RO	_	L	
16.5	Stream Cipher Test Mode	Normal operation	Test mode	RW	-	0	
16.4	ICS reserved	Read unspecified	Read unspecified	RW/0	_	_	
16.3	NRZ/NRZI encoding	NRZ encoding	NRZI encoding	RW	_	1	8
16.2	Transmit invalid codes	Disabled	Enabled	RW	_	0	
16.1	ICS reserved	Read unspecified	Read unspecified	RW/0	-	0	
16.0	Stream Cipher disable	Stream Cipher enabled	Stream Cipher disabled	RW	-	0	
Register	17 - Quick Poll Detailed	Status Register	1				
17.15	Data rate	10 Mbps	100 Mbps	RO	-	_	-
17.14	Duplex	Half duplex	Full duplex	RO	-	_	1
17.13	Auto-Negotiation Progress Monitor Bit 2	Reference Decode Table	Reference Decode Table	RO	LM X	0	
17.12	Auto-Negotiation Progress Monitor Bit 1	Reference Decode Table	Reference Decode Table	RO	LM X	0	

Bit	Definition	When Bit = 0	When Bit = 1	Access <sup>2</sup>	SF <sup>2</sup>	Default <sup>3</sup>	Hex
17.11	Auto-Negotiation Progress Monitor Bit 0	Reference Decode Table	Reference Decode Table	RO	LM X	0	0
17.10	100Base-TX signal lost	Valid signal	Signal lost	RO	LH	0	-
17.9	100BasePLL Lock Error	PLL locked	PLL failed to lock	RO	LH	0	
17.8	False Carrier detect	Normal Carrier or Idle	False Carrier	RO	LH	0	-
17.7	Invalid symbol detected	Valid symbols observed	Invalid symbol received	RO	LH	0	0
17.6	Halt Symbol detected	No Halt Symbol received	Halt Symbol received	RO	LH	0	
17.5	Premature End detected	Normal data stream	Stream contained two IDLE symbols	RO	LH	0	
17.4	Auto-Negotiation complete	Auto-Negotiation in process	Auto-Negotiation complete	RO	-	0	
17.3	100Base-TX signal detect	Signal present	No signal present	RO	_	1	8
17.2	Jabber detect	No jabber detected	Jabber detected	RO	LH	0	-
17.1	Remote fault	No remote fault detected	Remote fault detected	RO	LH	0	1
17.0	Link Status	Link is not valid	Link is valid	RO	LL	0	-
Register	18 - 10Base-T Operatio	ns Register		1	1 1		1
18.15	Remote Jabber Detect	No Remote Jabber Condition detected	Remote Jabber Condition Detected	RO	LH	0	-
18.14	Polarity reversed	Normal polarity	Polarity reversed	RO	LH	0	
18.13	Data Bus Mode	Bit18.13 is latched pin RX	TRI	R0	-	_	1
18.12		Bit18.12 is latched SI [1x]=RMII mode [01]=SI mode (Serial inter [00]=MII mode	face mode)	R0	-	L	
18.11	AMDIXEN	AMDIX disable	AMDIX enable	RW	_	L	_
18.10	RXTRI	RX output enable	RX tri-state for MII/RMII interface	RW	_	L	
18.9	REGEN	Vender reserved register access enable	Vender reserved register (byte25~byte31) access disable	RW	-	L	_
18.8	TM_SWITCH	Switch TMUX2 to TMUX1	, test control	RW	-	0	1
18.7	IDT reserved	Read unspecified	Read unspecified	RW/0	-	_	-
18.6	IDT reserved	Read unspecified	Read unspecified	RW/0	-	_	-
18.5	Jabber inhibit	Normal Jabber behavior	Jabber Check disabled	RW	-	0	1
18.4	IDT reserved	Read unspecified	Read unspecified	RW/1	_	1	1

Bit	Definition	When Bit = 0	When Bit = 1	Access <sup>2</sup>	SF <sup>2</sup>	Default <sup>3</sup>	Hex
18.3	Auto polarity inhibit	Polarity automatically corrected	Polarity not automatically corrected	RW	-	0	0
18.2	SQE test inhibit	Normal SQE test behavior	SQE test disabled	RW	-	0	
18.1	Link Loss inhibit	Normal Link Loss behavior	Link Always = Link Pass	RW	-	0	
18.0	Squelch inhibit	Normal squelch behavior	No squelch	RW	-	0	1
Register	19 - Extended Control	Register	1				-
19.15	Node Mode	Node mode	Repeater mode	RW	-	L	-
19.14	Hardware/Software Mode Speed Select	Use bit00.13 to select speed	Use real time input pin 22 only to select speed	RW	-	L	
19.13	Remote Fault	No faults detected	Remote fault detected	RO	-	0	
19.12	Register Bank select	[01]=Bank1, access regist	er0x00~0x13 and registers	RW	_	0	
19.11	_	0x14~0x1F [00]=Bank0, access regist registers 0x14~0x25 [1x]=Bank0, same as [00]	er0x00~0x13, new defined	RW	_	0	2
19.10	IDT reserved	Read unspecified	Read unspecified	RO	-	0	
19.9	AMDIX_EN	See Table on page 11	See Table on page 11	RW	-	1	
19.8	MDI_MODE	See Table on page 11	See Table on page 11	RW	-	0	
19.7	Twisted Pair Tri-State Enable, TPTRI	Twisted Pair Signals are not Tri-Stated or No effect	Twisted Pair Signals are Tri-Stated	RW	-	0	0
19.6	ICS reserved	Reserved	Reserved	RW	-	0	
19.5	ICS reserved	Reserved	Reserved	RW	-	0	
19.4	ICS reserved	Reserved	Reserved	RW	-	0	
19.3	ICS reserved	Reserved	Reserved	RW	-	0	1
19.2	ICS reserved	Reserved	Reserved	RW	-	0	
19.1	ICS reserved	Reserved	Reserved	RW	-	0	
19.0	Automatic 100Base-TX Power Down	Do not automatically power down	Power down automatically	RW	—	1	
Register	20 - Extended Control	Register			·		
20.15	Str_enhance	Normal digital output strength	Enhance digital output strength in 1.8V condition	RW		0	3
20.14	Fast-off	Disable the function	Enable fast-off circuit	RW	-	0	]
20.13	LED4 mode	00=Receive data		RW	-	1	]
20.12		01=Collision 10=Fullduplex 11=OFF (default LED4)				1	

Bit	Definition	When Bit = 0	When Bit = 1	Access <sup>2</sup>	SF <sup>2</sup>	Default <sup>3</sup>	Hex
20.11	LED3 Mode	000 = Link Integrity		RW	-	1	F
20.10	-	001 = activity/no activity 010 = Transmit Data				1	
20.9		010 = Haisinit Data 011 = Receive Data 100 = Collision 101 = 100/10 mode 110 = Full Duplex 111 = OFF (Default LED3	)			1	-
20.8	LED2 Mode	000 = Link Integrity		RW		1	
20.7		001 = activity/no activity 010 = Transmit Data				1	Е
20.6		011 = Receive Data 100 = Collision 101 = 100/10 mode 110 = Full Duplex 111 = OFF (Default LED2	)			1	
20.5	LED1 Mode	000 = Link Integrity		RW		1	
20.4	-	001 = activity/no activity 010 = Transmit Data				0	
20.3		011 = Receive Data 100 = Collision 101 = 100/10  mode (Defa 110 = Full Duplex 111 = OFF	ault LED1)			1	9
20.2	LED0 Mode	000 = Link Integrity		RW		0	-
20.1		001 = activity/no activity ( 010 = Transmit Data	Default LED0)			0	
20.0		011 = Receive Data 101 = Receive Data 100 = Collision 101 = 100/10  mode 110 = Full Duplex $111 = \text{LINK}_\text{STAT}$				1	
Register	21 - Extended Control I	Register		1			
21.15:0	RXER_CNT	Receive error count for RI	VII mode	RW			0
Register	22 - Extended Control I	Register					
22.15	Interrupt output enable	Disable interrupt output	Enable interrupt output	RW		0	0
22.14	Interrupt flag read clear enable	Interrupt flag clear by read disable	Interrupt flag clear by read enable	RW		0	
22.13	Interrupt polarity	Output low when interrupt occur	Output high when interrupt occur	RW		0	
22.12	Interrupt flag auto clear enable	Interrupt flag unchanged when interrupt condition removed	Interrupt flag cleared when interrupt condition removed	RW		0	

Bit	Definition	When Bit = 0	When Bit = 1	Access <sup>2</sup>	SF <sup>2</sup>	Default <sup>3</sup>	Hex
22.11	Interrupt flag re-setup enable	Interrupt flag always cleared when write 1 to flag bit	Interrupt flag remains unchanged when interrupt condition exists when a 1 is written to flag bit.	RW		0	0
22.10	Interrupt Enable	Disable Deep power down wake up Interrupt	Enable Deep power down wake up Interrupt	RW		0	
22.9	Interrupt Enable	Disable Deep power down Interrupt	Enable Deep power down Interrupt	RW		0	
22.8	Interrupt Enable	Disable Auto-Negotiation Complete Interrupt	Enable Auto-Negotiation Complete Interrupt	RW		0	
22.7	Interrupt Enable	Disable Jabber Interrupt	Enable Jabber Interrupt	RW		0	0
22.6	Interrupt Enable	Disable Receive Error Interrupt	Enable Receive Error Interrupt	RW		0	
22.5	Interrupt Enable	Disable Page Received Interrupt	Enable Page Received Interrupt	RW		0	
22.4	Interrupt Enable	Disable Parallel Detect Fault Interrupt	Enable Parallel Detect Fault Interrupt	RW		0	
22.3	Interrupt Enable	Disable Link Partner Acknowledge Interrupt	Enable Link Partner Acknowledge Interrupt	RW		0	0
22.2	Interrupt Enable	Disable Link Down Interrupt	Enable Link Down Interrupt	RW		0	
22.1	Interrupt	Disable Remote Fault Interrupt	Enable Remote Fault Interrupt	RW		0	
22.0	Enable	Disable Link Up Interrupt	Enable Link Up Interrupt	RW		0	
Register 2	23 - Extended Control I	Register					
23.15:11	Reserved	Reserved		RO		0	0
23.10	Deep power down wake up Interrupt	Deep power down wake up did not occur	Deep power down wake up occurred	RO/SC		0	0
23.9	Deep power down Interrupt	Deep power down did not occur	Deep power down occurred	RO/SC		0	
23.8	Auto-Negotiation Interrupt	Auto-Negotiation Complete did not occur	Auto-Negotiation Complete occurred	RO/SC		0	
23.7	Jabber Interrupt	Jabber did not occur	Jabber occurred	RO/SC		0	0
23.6	Receive Error Interrupt	Receive Error did not occur	Receive Error occurred	RO/SC		0	
23.5	Page Receive Interrupt	Page Receive did not occur	Page Receive occurred	RO/SC		0	
23.4	Parallel Detect Fault Interrupt	Parallel Detect Fault did not occur	Parallel Detect Fault occurred	RO/SC		0	

Bit	Definition	When Bit = 0	When Bit = 1	Access <sup>2</sup>	SF <sup>2</sup>	Default <sup>3</sup>	Hex
23.3	Link Partner Acknowledge Interrupt	Link Partner Acknowledge did not occur	Link Partner Acknowledge occurred	RO/SC		0	0
23.2	Link Down Interrupt	Link Down did not occur	Link Down occurred	RO/SC		0	
23.1	Remote Fault Interrupt	Remote Fault did not occur	Remote Fault occurred	RO/SC		0	
23.0	Link Up Interrupt	Link Up did not occur	Link Up occurred	RO/SC		0	1
Register 2	24 - Extended Control F	Register					
24.15:12	FIFO Half	RMII FIFO half full bits ((r	RMII FIFO half full bits ((n+3)*2 bit), RMII			2	2
24.11:9	Reserved	Reserved	Reserved			0	0
24.8	Deep Power down enable	Deep power down(DPD) disable	Deep power down(DPD) enable	RW		0	
24.7	Tpll10_100 DPD Enable	Don't power down 10/100 PLL in DPD mode	Controlled auto power down10/100 PLL in DPD mode	RW		0	0
24.6	RX 100 DPD Enable	Don't power down RX block in DPD mode	Controlled auto power down of RX block in DPD mode	RW		0	
24.5	Admix_TX DPD Enable	Don't power down admix_dac block in DPD mode	Control auto power down of admix_dac block in DPD mode	RW		0	
24.4	Cdr100_cdr DPD Enable	don't power down in DPD mod	Control auto power down of CDR block in DPD mode	RW		0	
24.3:0	Reserved	Reserved	Reserved			0	0

Bit	Definition	When Bit = 0	When Bit = 1	Access <sup>2</sup>	SF <sup>2</sup>	Default <sup>3</sup>	Hex
Register 25	5 - Extended Control	Register					
25.15:12	Reserved	Rese	Reserved			0	0
25.11	Reserved	Rese	erved	RW		0	6
25.10	Add_Bias	Disable	Enable	RW	Ť	1	_
25.9	TX10BIAS_SET		The normal output current of the Bias block for 10BaseT is 540uA. Changing the register can modify the current with a step size of 5%			1	
25.8						0	<u> </u>
25.7		000: output 80% current 001: output 85% current 010: output 90% current 011: output 95% current 100: output 100% current 101: output 105% current 110: output 110% current 111: output 115% current			0	4	
25.6	TX100BIAS_SET	The normal output current		RW		1	
25.5		100BaseTX is 180uA. Cha modify the current with a s				0	
25.4		000: output 80% current 001: output 85% current 010: output 90% current 011: output 95% current 100: output 100% current 101: output 105% current 110: output 110% current 111: output 115% current	001: output 85% current 010: output 90% current 011: output 95% current 100: output 100% current 101: output 105% current 110: output 110% current				
25.3	OUTDLY_CTL	This register controls the d		RW		0	1
25.2			control signal for xmit_dac. 00: Longest delay time (same as original design) 01: Long delay time 10: Short delay time				
25.1	RX_SET	The output current of Bias		RW		0	
25.0		108µA. The register can cl step about 16.5% 00: Output 83.5% current 01: Output 100% current 10: Output 116.5% current 11: Output 133% current Changing this value may n performance ntrol Register (Reserved)	nodify the RX block			1	

Register 26 - 31 - Extended Control Register (Reserved)

Note 1: Ignored if Auto negotiation is enabled. Ignored if Auto negotiation is ena CW = Command Override Write LH = Latching High LL = Latching Low LMX = Latching Maximum RO = Read/Only RW = Read/Write RW/0 = Read/Write Zero RW/1 = Read/Write One SC = Self-clearing SF = Special Functions L = Latched on power-un/hardwa Note 2:

Note 3: L = Latched on power-up/hardware reset

+ As per the IEEE Std 802.3u, during any write operation to any bit in this register, the STA must write the default value to all Reserved bits.

# **DC and AC Operating Conditions**

#### **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the ICS1894-40. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Parameter	Rating
VDD (measured to VSS)	-0.3 V to 3.6V
Digital Inputs / Outputs	-0.3 V to VDD +0.3 V
Storage Temperature	-55° C to +150° C
Junction Temperature	125° C
Soldering Temperature	260° C
Power Dissipation	See section "DC Operating Conditions for Supply Current"


#### **Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Units
Ambient Operating Temperature - Commercial	T <sub>A</sub>	0	+70	°C
Ambient Operating Temperature - Industrial	T <sub>A</sub>	-40	+85	°C
Power Supply Voltage (measured to VSS)	VDD	+3.14	+3.47	V

## **Recommended Component Values**

Parameter	Minimum	Typical	Maximum	Tolerance	Units
TCSR Resistor Value	-	1.82k to GND 18.2k to VDD	_	1%	Ω
LED Resistor Value		1k		-	Ω

#### ICS1894-40 TCSR



#### Note:

- 1. The bias resistor network sets the 10baseT and 100baseTX output amplitude levels.
- 2. Amplitude is directly related to current sourced out of the TCSR pin.
- 3. Resistor values shown above are typical. User should check amplitudes and adjust for transformer effects.
- 4. The 18.2K resistor provides negative feedback to compensate for VDD changes. Reducing the value of this resistor will lower the 100baseT amplitude. Reducing the value of the resistor to ground on the other hand will increase the output signal amplitude.

# **DC Operating Characteristics for Supply Current**

The table below lists the DC operating characteristics for the supply current to the ICS1894-40 under various conditions.

Condition	VDDIO (V)	VDD and VDDD (V)	Current (mA) (typical)
Autonegotiation	3.3	3.3	68
	1.8	3.3	66
100BaseTX FD and Linked	3.3	3.3	102
10BaseTX FD and Linked	3.3	3.3	97
Power Down (Reg0:11 = 1)	3.3	3.3	16

# **Deep Power Down Current Consumption Table**

		Case 1	Case 2	Case 3	Case 4	Case 5
Register 24:8	DPD Enable	$\checkmark$				
Register 24:7	TPLL_100 DPD Enable					
Register 24:6	RX_100 DPD Enable					
Register 24:5	Admix_TX DPD Enable					
Register 24:4	CDR100_cdr DPD Enable					
	Current (mA) (typical)	68	39	26	24	16

© 2019 Renesas Electronics Corporation

# **DC Operating Characteristics for Inputs and Outputs**

Unless otherwise specified, the table below lists the 3.3V/1.8 V DC operating characteristics of the ICS1894-40 inputs and outputs.

#### For 3.3 V Signals

Parameter	Symbol	Conditions	Min.	Max.	Units
Input High Voltage	V <sub>IH</sub>		2.0	-	V
Input Low Voltage	V <sub>IL</sub>		_	0.8	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4 mA	2.4	_	V
Output Low Voltage	V <sub>OL</sub>	$I_{OL} = +4 \text{ mA}$	-	0.4	V

#### For 1.8 V Signals

Parameter	Symbol	Conditions	Min.	Max.	Units
Input High Voltage	V <sub>IH</sub>		0.8	-	V
Input Low Voltage	V <sub>IL</sub>		_	0.7	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4 mA	1.6	-	V
Output Low Voltage	V <sub>OL</sub>	$I_{OL} = +4 \text{ mA}$	-	0.1	V

# DC Operating Characteristics for REF\_IN

Parameter	Symbol	Min.	Max.	Units
Input High Voltage	V <sub>IH</sub>	2.97	-	V
Input Low Voltage	V <sub>IL</sub>	_	0.33	V

The table below lists the 3.3V DC characteristics for the REF\_IN pin.

# **DC Operating Characteristics for MII Pins**

The table below lists DC operating characteristics for the Media Independent Interface (MII) for the ICS1894-40.

Parameter	Conditions	Min.	Тур.	Max.	Units
MII Input Pin Capacitance	-	—	_	8	pF
MII Output Pin Capacitance	-	_	-	14	pF
MII Output Drive Impedance	VDDIO = 3.3V	_	20	-	Ω


# **Timing Diagrams**

## Timing for Clock Reference (REF\_IN) Pin

The table below lists the significant time periods for signals on the clock reference (REF\_IN) pin. The *REF\_IN Timing Diagram* figure shows the timing diagram for the time periods.

Time Period	Parameter	Conditions	Min.	Тур.	Max.	Units
t1	REF_IN Duty Cycle (MII)	-	45	50	55	%
t2	REF_IN Period (MII)	-	-	40	-	ns
t1	REF_IN Duty Cycle (RMII)	-	45	50	55	%
t2	REF_IN Period (RMII)	_	_	20	-	ns

#### **REF\_IN Timing Diagram**




# Timing for Transmit Clock (TXCLK) Pin

The table below lists the significant time periods for signals on the Transmit Clock (TXCLK) pin. The *Transmit Clock Timing Diagram* figure shows the timing diagram for the time periods.

Time Period	Parameter	Conditions	Min.	Тур.	Max.	Units
t1	TXCLK Duty Cycle	_	35	50	65	%
t2a	TXCLK Period	100M MII (100Base-TX)	_	40	-	ns
t2b	TXCLK Period	10M MII (10Base-T)	_	400	_	ns

## **Transmit Clock Timing Diagram**




# Timing for Receive Clock (RXCLK) Pin

The table below lists the significant time periods for signals on the Receive Clock (RXCLK) pin. The *Receive Clock Timing Diagram* figure shows the timing diagram for the time periods.

Time Period	Parameter	Conditions	Min.	Тур.	Max.	Units
t1	RXCLK Duty Cycle	-	35	50	65	%
t2a	RXCLK Period	100M MII (100Base-TX)	_	40	-	ns
t2b	RXCLK Period	10M MII (10Base-T)	-	400	_	ns

#### **Receive Clock Timing Diagram**



# **100M MII: Synchronous Transmit Timing**


The table below lists the significant time periods for the 100M MII Interface synchronous transmit timing. The time periods consist of timings of signals on the following pins:

- TXCLK
- TXD[3:0]
- TXEN
- TXER

The 100M MII/100M Stream Interface Synchronous Transmit Timing Diagram figure shows the timing diagram for the time periods.

Time Period	Parameter	Conditions	Min.	Тур.	Max.	Units
t1	TXD[3:0], TXEN, TXER Setup to TXCLK Rise	—	15	-	-	ns
t2	TXD[3:0], TXEN, TXER Hold after TXCLK Rise	-	0	-	-	ns

## 100M MII/100M Stream Interface Synchronous Transmit Timing Diagram



# **10M MII: Synchronous Transmit Timing**


The table below lists the significant time periods for the 10M MII synchronous transmit timing. The time periods consist of timings of signals on the following pins:

- TXCLK
- TXD[3:0]
- TXEN
- TXER

The 10M MII Synchronous Transmit Timing Diagram figure shows the timing diagram for the time periods.

Time Period	Parameter	Conditions	Min.	Тур.	Max.	Units
t1	TXD[3:0], TXEN, TXER Setup to TXCLK Rise	_	375	-	-	ns
t2	TXD[3:0], TXEN, TXER Hold after TXCLK Rise	_	0	Ι	Ι	ns

## 10M MII Synchronous Transmit Timing Diagram



# 100M/MII Media Independent Interface: Synchronous Receive Timing


The table below lists the significant time periods for the MII/100M Stream Interface synchronous receive timing. The time periods consist of timings of signals on the following pins:

- RXCLK
- RXD[3:0]
- RXDV
- RXER

The *MII Interface:* Synchronous Receive Timing figure shows the timing diagram for the time periods.

Time Period	Parameter	Min.	Тур.	Max.	Units
t1	RXD[3:0], RXDV, and RXER Setup to RXCLK Rise	10.0	-	-	ns
t2	RXD[3:0], RXDV, and RXER Hold after RXCLK Rise	10.0	-	-	ns

#### **MII Interface: Synchronous Receive Timing**




### MII Management Interface Timing

The table below lists the significant time periods for the MII Management Interface timing (which consists of timings of signals on the MDC and MDIO pins). The *MII Management Interface Timing Diagram* figure shows the timing diagram for the time periods.

Time Period	Parameter	Conditions	Min.	Тур.	Max.	Units
t1	MDC Minimum High Time	—	160	-	-	ns
t2	MDC Minimum Low Time	_	160	_	-	ns
t3	MDC Period	-	400	-	-	ns
t4	MDC Rise Time to MDIO Valid	_	0	-	300	ns
t5	MDIO Setup Time to MDC	-	10	-	-	ns
t6	MDIO Hold Time after MDC	-	10	-	-	ns

### **MII Management Interface Timing Diagram**



### 10M Media Independent Interface: Receive Latency


The table below lists the significant time periods for the 10M MII timing. The time periods consist of timings of signals on the following pins:

- TP\_RX (that is, the MII TP\_RXP and TP\_RXN pins)
- RXCLK
- RXD

The 10M MII Receive Latency Timing Diagram shows the timing diagram for the time periods.

Time Period	Parameter	Conditions	Min.	Тур.	Max.	Units
t1	First Bit of /5/ on TP_RX to /5/D/ on RXD	10M MII	-	6.5	7	Bit times

### **10M MII Receive Latency Timing Diagram**



38

<sup>†</sup> Manchester encoding is not shown.

# 10M Media Independent Interface: Transmit Latency


The table below lists the significant time periods for the 10M MII transmit latency. The time periods consist of timings of signals on the following pins:

- TXEN
- TXCLK
- TXD (that is, TXD[3:0])
- TP\_TX (that is, TP\_TXP and TP\_TXN)

The 10M MII Transmit Latency Timing Diagram shows the timing diagram for the time periods.

Time Period	Parameter	Conditions	Min.	Тур.	Max.	Units
t1	TXD Sampled to MDI Output of First Bit	10M MII	-	1.2	2	Bit times

### **10M MII Transmit Latency Timing Diagram**



<sup>†</sup> Manchester encoding is not shown.

### 100M / MII Media Independent Interface: Transmit Latency

The table below lists the significant time periods for the MII/100 Stream Interface transmit latency. The time periods consist of timings of signals on the following pins:


- TXEN
- TXCLK
- TXD (that is, TXD[3:0])
- TP\_TX (that is, TP\_TXP and TP\_TXN)

The MII/100M Stream Interface Transmit Latency Timing Diagram shows the timing diagram for the time periods.

Time Period	Parameter	Conditions	Min.	Тур.	Max.	Units
t1	TXEN Sampled to MDI Output of First Bit of /J/ †	MII mode	_	2.8	3	Bit times

†The IEEE maximum is 18 bit times.

### MII/100M Stream Interface Transmit Latency Timing Diagram



### 100M MII: Carrier Assertion/De-Assertion (Half-Duplex Transmission)


The table below lists the significant time periods for the 100M MII carrier assertion/de-assertion during half-duplex transmission. The time periods consist of timings of signals on the following pins:

- TXEN
- TXCLK
- CRS

The 100M MII Carrier Assertion/De-Assertion Timing Diagram (Half-Duplex Transmission Only) shows the timing diagram for the time periods.

Time Period	Parameter	Conditions	Min.	Тур.	Max.	Units
t1	TXEN Sampled Asserted to CRS Assert		0	3	4	Bit times
t2	TXEN De-Asserted to CRS De-Asserted		0	3	4	Bit times

### 100M MII Carrier Assertion/De-Assertion Timing Diagram (Half-Duplex Transmission Only)



### 10M MII: Carrier Assertion/De-Assertion (Half-Duplex Transmission)


The table below lists the significant time periods for the 10M MII carrier assertion/de-assertion during half-duplex transmission. The time periods consist of timings of signals on the following pins:

- TXEN
- TXCLK
- CRS

The 10M MII Carrier Assertion/De-Assertion Timing Diagram (Half-Duplex Transmission Only) shows the timing diagram for the time periods.

Time Period	Parameter	Conditions	Min.	Тур.	Max.	Units
t1	TXEN Asserted to CRS Assert		0	-	2	Bit times
t2	TXEN De-Asserted to CRS De-Asserted		0	2	4	Bit times

### 10M MII Carrier Assertion/De-Assertion Timing Diagram (Half-Duplex Transmission Only)



### 100M MII Media Independent Interface: Receive Latency


The table below lists the significant time periods for the 100M MII/100M Stream Interface receive latency. The time periods consist of timings of signals on the following pins:

- TP\_RX (that is, TP\_RXP and TP\_RXN)
- RXCLK
- RXD (that is, RXD[3:0])

The 100M MII/100M Stream Interface: Receive Latency Timing Diagram shows the timing diagram for the time periods.

Time Period	Parameter	Conditions	Min.	Тур.	Max.	Units
t1	First Bit of /J/ into TP_RX to /J/ on RXD	100M MII	-	16	17	Bit times

### 100M MII/100M Stream Interface: Receive Latency Timing Diagram



### 100M Media Independent Interface: Input-to-Carrier Assertion/De-Assertion

The table below lists the significant time periods for the 100M MDI input-to-carrier assertion/de-assertion. The time periods consist of timings of signals on the following pins:

- TP\_RX (that is, TP\_RXP and TP\_RXN)
- CRS
- COL


The 100M MDI Input to Carrier Assertion/De-Assertion Timing Diagram shows the timing diagram for the time periods.

Time Period	Parameter	Conditions	Min.	Тур.	Max.	Units
t1	First Bit of /J/ into TP_RX to CRS Assert †	-	10	_	14	Bit times
t2	First Bit of /J/ into TP_RX while Transmitting Data to COL Assert †	Half-Duplex Mode	9	_	13	Bit times
t3	First Bit of /T/ into TP_RX to CRS De-Assert ‡	_	13	_	18	Bit times
t4	First Bit of /T/ Received into TP_RX to COL De-Assert ‡	Half-Duplex Mode	13	_	18	Bit times

†The IEEE maximum is 20 bit times.

‡The IEEE minimum is 13 bit times, and the maximum is 24 bit times.

### 100M MDI Input to Carrier Assertion/De-Assertion Timing Diagram



44

<sup>†</sup> Shown unscrambled.

### **Reset: Power-On Reset**


The table below lists the significant time periods for the power-on reset. The time periods consist of timings of signals on the following pins:

- VDD
- TXCLK

The Power-On Reset Timing Diagram shows the timing diagram for the time periods.

Time Period	Parameter	Conditions	Min.	Тур.	Max.	Units
t1	$VDD \ge 2.7 V$ to Reset Complete	-	40	45	500	ms

### **Power-On Reset Timing Diagram**



# **Reset: Hardware Reset and Power-Down**

10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE

The table below lists the significant time periods for the hardware reset and power-down reset. The time periods consist of timings of signals on the following pins:

• REF\_IN


ICS1894-40

- RESETn
- TXCLK

The Hardware Reset and Power-Down Timing Diagram shows the timing diagram for the time periods.

Time Period	Parameter	Conditions	Min.	Тур.	Max	Units
t1	RESETn Active to Device Isolation and Initialization	—	-	60	-	ns
t2	Minimum RESETn Pulse Width	_	200		-	ns
t3	RESETn Released to TXCLK Valid	_	-	35	500	ms

### Hardware Reset and Power-Down Timing Diagram



# PHYCEIVER

### 10Base-T: Heartbeat Timing (SQE)

The table below lists the significant time periods for the 10Base-T heartbeat (that is, the Signal Quality Error). The time periods consist of timings of signals on the following pins:

- TXEN
- TXCLK
- COL

The 10Base-T Heartbeat (SQE) Timing Diagram shows the timing diagram for the time periods.


#### Note:

1. For more information on 10Base-T SQE operations, see the section "10Base-T Operation: SQE Test".

2. In 10Base-T mode, one bit time = 100 ns.

Time Period	Parameter	Conditions	Min.	Тур.	Max.	Units
t1	COL Heartbeat Assertion Delay from TXEN De-Assertion	10Base-T Half Duplex	_	850	1500	ns
t2	COL Heartbeat Assertion Duration	10Base-T Half Duplex	-	1000	1500	ns

### 10Base-T Heartbeat (SQE) Timing Diagram



© 2019 Renesas Electronics Corporation

### 10Base-T: Jabber Timing

The table below lists the significant time periods for the 10Base-T jabber. The time periods consist of timings of signals on the following pins:

• TXEN

ICS1894-40


- TP TX (that is, TP TXP and TP TXN)
- COL

The 10Base-T Jabber Timing Diagram shows the timing diagram for the time periods.

Note: For more information on 10Base-T jabber operations, see the section, "10Base-T Operation: Jabber".

Time Period	Parameter	Conditions	Min.	Тур.	Max.	Units
t1	Jabber Activation Time	10Base-T Half Duplex	20	-	35	ms
t2	Jabber De-Activation Time	10Base-T Half Duplex	300	-	325	ms

### **10Base-T Jabber Timing Diagram**




# 10Base-T: Normal Link Pulse Timing

ICS1894-40

The table below lists the significant time periods for the 10Base-T Normal Link Pulse (which consists of timings of signals on the TP\_TXP pins). The *10Base-T Normal Link Pulse Timing Diagram* shows the timing diagram for the time periods.

Time Period	Parameter	Conditions	Min.	Тур.	Max.	Units
t1	Normal Link Pulse Width	10Base-T	-	100	-	ns
t2	Normal Link Pulse to Normal Link Pulse Period	10Base-T	8	20	25	ms

### 10Base-T Normal Link Pulse Timing Diagram



49

PHYCEIVER

t4

# Auto-Negotiation Fast Link Pulse Timing


The table below lists the significant time periods for the ICS1894-40 Auto-Negotiation Fast Link Pulse. The time periods consist of timings of signals on the following pins:

- TP\_TXP
- TP\_TXN

The *Auto-Negotiation Fast Link Pulse Timing Diagram* shows the timing diagram for one pair of these differential signals, for example TP\_TXP minus TP\_TXN.

Time Period	Parameter	Conditions	Min.	Тур.	Max.	Units
t1	Clock/Data Pulse Width	-	-	90	-	ns
t2	Clock Pulse-to-Data Pulse Timing	_	55	60	70	μs
t3	Clock Pulse-to-Clock Pulse Timing	_	110	125	140	μs
t4	Fast Link Pulse Burst Width	_	-	5	_	ms
t5	Fast Link Pulse Burst to Fast Link Pulse Burst	_	10	15	25	ms
t6	Number of Clock/Data Pulses in a Burst	_	15	20	30	pulses

### Auto-Negotiation Fast Link Pulse Timing Diagram




50


t5

### **RMII** Timing


Time Param	Description	Min.	Тур.	Max.	Units
tcyc	Clock Cycle	-	20		ns
t1	Setup time	4			ns
t2	Hold time	2			ns



## Marking Diagram (industrial)



### Marking Diagram (commercial)




#### Notes:

- 1. "L" or "LF" designates Pb (lead) free, RoHS compliant.
- 2. "I" designates industrial temperature range.
- 3. 'YYWW' designates date code.
- 4. 'ORIGIN' desigantes counrty of origin.
- 5. '######' desigantes the lot number.

# Package Outline and Package Dimensions (40-pin 6mm x 6mm QFN)

Package dimensions are kept current with JEDEC Publication No. 95



# **Ordering Information**

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
1894KI-40LF	see page 51	Tubes	40-pin QFN	-40 to +85° C
1894KI-40LFT		Tape and Reel	40-pin QFN	-40 to +85° C
1894K-40LF	see page 51	Tubes	40-pin QFN	0 to +70° C
1894K-40LFT		Tape and Reel	40-pin QFN	0 to +70° C

#### "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/