## **Description**

The 9ZXL1550 is a DB1900Z derivative buffer utilizing Low-Power HCSL (LP-HCSL) outputs to increase edge rates on long traces, reduce board space, and reduce power consumption more than 50% from the original 9ZX21501. It is pin-compatible to the 9ZXL1530 and has the output terminations integrated. It is suitable for PCI-Express Gen1/2/3 or QPI/UPI applications, and uses a fixed external feedback to maintain low drift for demanding QPI/UPI applications.

### **Recommended Application**

Buffer for Romley, Grantley and Purley Servers

### **Key Specifications**

- Cycle-to-cycle jitter: < 50ps</li>
- Output-to-output skew: <75ps</li>
- Input-to-output delay variation: <50ps
- Phase jitter: PCIe Gen3 < 1ps rms
- Phase jitter: QPI 9.6GB/s < 0.2ps rms


### Features/Benefits

- LP-HCSL outputs; up to 90% IO power reduction, better signal integrity over long traces
- Direct connect to 85Ω transmission lines; eliminates 60 termination resistors, saves 103mm<sup>2</sup> area
- Pin compatible to the 9ZXL1530; easy upgrade to reduced board space
- 64-VFQFPN package; smallest 15 output Z-buffer
- Fixed feedback path: ~ Ops input-to-output delay
- 9 Selectable SMBus addresses: multiple devices can share same SMBus segment
- Separate VDDIO for outputs; allows maximum power savings
- PLL or bypass mode; PLL can dejitter incoming clock
- 100MHz & 133.33MHz PLL mode; legacy QPI/UPI support
- Selectable PLL BW; minimizes jitter peaking in downstream
- Spread spectrum compatible; tracks spreading input clock for EMI reduction
- SMBus Interface; unused outputs can be disabled

### **Output Features**


• 15 - LP-HCSL Differential Output Pairs w/integrated terminations (Zo =  $85\Omega$ )

## **Block Diagram**





### **Pin Configuration**



#### 9x9 mm 64-pin VFQFPN

Note: Pins with ^ prefix have internal 120K pullup
Pins with v prefix have internal 120K pulldowm

### **Power Management Table**

Inputs	<b>Control Bits</b>	Oı	utputs		
	DIF_IN/	SMBus	DIFx/	FBOUT_NC/	PLL State
CKPWRGD_PD#	DIF_IN#	EN bit	DIFx#	FBOUT_NC#	
0	Χ	Х	Low/Low	Low/Low	OFF
4	Dunning	0	Low/Low	Running	ON
'	Running	1	Running	Running	ON

#### **Power Connections**

	Description		
VDD	VDDIO	VDDIO GND	
1		2	Analog PLL
7		6	Analog Input
26, 41, 58	19,31,36,48,5 1,63	16,20,25,32, 35,42,47,52,	DIF clocks
	1,00	57,64	

### Functionality at Power-up (PLL mode)

100M_133M#	DIF_IN (MHz)	DIFx (MHz)		
1	100.00	DIF_IN		
0	133.33	DIF_IN		

### **PLL Operating Mode**

HiBW_BypM_LoBW#	Byte0, bit (7:6)
Low ( PLL Low BW)	00
Mid (Bypass)	01
High (PLL High BW)	11

NOTE: PLL is off in Bypass mode

### **Tri-Level Input Thresholds**

Level	Voltage
Low	<0.8V
Mid	1.2 <vin<1.8v< td=""></vin<1.8v<>
High	Vin > 2.2V



# **Pin Descriptions**

PIN#	PIN NAME	TYPE	DESCRIPTION	
1	VDDA	PWR	Power for the PLL core.	
2	GNDA	GND	Ground pin for the PLL core.	
2	10014 12214#	IN	3.3V Input to select operating frequency.	
3	100M_133M#	IIV	See Functionality Table for Definition	
4	HIBW_BYPM_LOBW#	IN	Trilevel input to select High BW, Bypass or Low BW mode.	
4		IIV	See PLL Operating Mode Table for Details.	
5	CKPWRGD_PD# IN 3.3V Input notifies device to sample latched inputs and start up on first high assertion, or e			
5	CKFWHGD_FD#	IIV	Mode on subsequent assertions. Low enters Power Down Mode.	
6	GND	GND	Ground pin.	
7	VDDR	PWR	3.3V power for differential input clock (receiver). This VDD should be treated as an analog power rail and	
,	VDDIT	I VVII	filtered appropriately.	
8	DIF_IN	IN	HCSL True input	
9	DIF_IN#	IN	HCSL Complementary Input	
10	SMB_A0_tri	IZ	SMBus address bit. This is a tri-level input that works in conjunction with the SMB_A1 to decode 1 of 9	
10	SWD_AO_III	111	SMBus Addresses.	
11	SMBDAT	I/O	Data pin of SMBUS circuitry, 5V tolerant	
12	SMBCLK	IN	Clock pin of SMBUS circuitry, 5V tolerant	
13	13 SMB_A1_tri		SMBus address bit. This is a tri-level input that works in conjunction with the SMB_A0 to decode 1 of 9	
-10	OMB_A1_til	IN	SMBus Addresses.	
14	FBOUT_NC#	OUT	Complementary half of differential feedback output. This pin should NOT be connected to anything outside	
	1 0001_110#	001	the chip. It exists to provide delay path matching to get 0 propagation delay.	
15	FBOUT_NC	OUT	True half of differential feedback output. This pin should NOT be connected to anything outside the chip.	
			It exists to provide delay path matching to get 0 propagation delay.	
	GND	GND	Ground pin.	
	DIF0	OUT	Differential true clock output	
	DIF0#	OUT	Differential Complementary clock output	
	VDDIO	PWR	Power supply for differential outputs	
	GND	GND	Ground pin.	
	DIF1	OUT	Differential true clock output	
	DIF1#	OUT	Differential Complementary clock output	
	DIF2	OUT	Differential true clock output	
	DIF2#	OUT	Differential Complementary clock output	
	GND	GND	Ground pin.	
26	VDD	PWR	Power supply, nominal 3.3V	
	DIF3	OUT	Differential true clock output	
	DIF3#	OUT	Differential Complementary clock output	
	DIF4	OUT	Differential true clock output	
	DIF4#	OUT	Differential Complementary clock output	
31	VDDIO	PWR	Power supply for differential outputs	
32	GND	GND	Ground pin.	



## **Pin Descriptions (cont.)**

	Descriptions	•	,
PIN#		TYPE	DESCRIPTION
33	DIF5	OUT	Differential true clock output
34	DIF5#	OUT	Differential Complementary clock output
35	GND	GND	Ground pin.
36	VDDIO	PWR	Power supply for differential outputs
37	DIF6	OUT	Differential true clock output
38	DIF6#	OUT	Differential Complementary clock output
39	DIF7	OUT	Differential true clock output
40	DIF7#	OUT	Differential Complementary clock output
41	VDD	PWR	Power supply, nominal 3.3V
42	GND	GND	Ground pin.
43	DIF8	OUT	Differential true clock output
44	DIF8#	OUT	Differential Complementary clock output
45	DIF9	OUT	Differential true clock output
46	DIF9#	OUT	Differential Complementary clock output
47	GND	GND	Ground pin.
48	VDDIO	PWR	Power supply for differential outputs
49	DIF10	OUT	Differential true clock output
50	DIF10#	OUT	Differential Complementary clock output
51	VDDIO	PWR	Power supply for differential outputs
52	GND	GND	Ground pin.
53	DIF11	OUT	Differential true clock output
54	DIF11#	OUT	Differential Complementary clock output
55	DIF12	OUT	Differential true clock output
56	DIF12#	OUT	Differential Complementary clock output
57	GND	GND	Ground pin.
58	VDD	PWR	Power supply, nominal 3.3V
59	DIF13	OUT	Differential true clock output
60	DIF13#	OUT	Differential Complementary clock output
61	DIF14	OUT	Differential true clock output
62	DIF14#	OUT	Differential Complementary clock output
63	VDDIO	PWR	Power supply for differential outputs
64	GND	GND	Ground pin.
65	EPAD	GND	Epad should be connected to GND



## **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the 9ZXL1550. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
3.3V Core Supply Voltage	VDDA, R				4.6	V	1,2
3.3V Logic Supply Voltage	VDD				4.6	٧	1,2
I/O Supply Voltage	VDDIO				4.6	٧	1,2
Input Low Voltage	$V_{IL}$		GND-0.5			V	1
Input High Voltage	$V_{IH}$	Except for SMBus interface			V <sub>DD</sub> +0.5V	٧	1
Input High Voltage	V <sub>IHSMB</sub>	SMBus clock and data pins			5.5V	٧	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD protection	ESD prot	Human Body Model	2000	•		V	1

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

## **Electrical Characteristics-DIF\_IN Clock Input Parameters**

TA = T<sub>COM</sub>; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

1. COM, Cappy totage 122/122/1 clost 1/ c/s, 122/c tocto clost 1/ c/s: Cost 100 tocto clost 1/ c/s								
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES	
Input Crossover Voltage - DIF_IN	V <sub>CROSS</sub>	Cross Over Voltage	150		900	mV	1	
Input Swing - DIF_IN	$V_{SWING}$	Differential value	300			mV	1	
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4		8	V/ns	1,2	
Input Leakage Current	I <sub>IN</sub>	$V_{IN} = V_{DD}$ , $V_{IN} = GND$	-5		5	uA		
Input Duty Cycle	$d_{tin}$	Measurement from differential wavefrom	45		55	%	1	
Input Jitter - Cycle to Cycle	$J_{DIFIn}$	Differential Measurement	0		125	ps	1	

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Operation under these conditions is neither implied nor guaranteed.

<sup>&</sup>lt;sup>2</sup>Slew rate measured through +/-75mV window centered around differential zero



## **Electrical Characteristics-Input/Supply/Common Parameters**

TA = T<sub>COM</sub>; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

TA = TCOM, Supply Voltage V	- 700/ 1007	= 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See t	est Loads i	or Loading	Conditions	)	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Ambient Operating Temperature	ТСОМ	Commmercial range	0	35	70	°C	
Input High Voltage	$V_{IH}$	Single-ended inputs, except SMBus, low threshold and tri-level inputs	2		V <sub>DD</sub> + 0.3	٧	
Input Low Voltage	$V_{IL}$	Single-ended inputs, except SMBus, low threshold and tri-level inputs	GND - 0.3		0.8	<b>V</b>	
	I <sub>IN</sub>	Single-ended inputs, $V_{IN} = GND$ , $V_{IN} = VDD$	-5		5	uA	
Input Current	I <sub>INP</sub>	$\label{eq:VIN} Single-ended inputs \\ V_{IN} = 0 \ V; \ Inputs \ with internal \ pull-up \ resistors \\ V_{IN} = VDD; \ Inputs \ with internal \ pull-down \ resistors$	-200		200	uA	
	$F_{ibyp}$	V <sub>DD</sub> = 3.3 V, Bypass mode	33		150	MHz	2
Input Frequency	$F_{ipII}$	$V_{DD} = 3.3 \text{ V}, 100\text{MHz PLL mode}$	90	100.00	110	MHz	2
	$F_{ipll}$	V <sub>DD</sub> = 3.3 V, 133.33MHz PLL mode	120	133.33	147	MHz	2
Pin Inductance	$L_{pin}$				7	nH	1
	$C_{IN}$	Logic Inputs, except DIF_IN	1.5		5	рF	1
Capacitance	C <sub>INDIF_IN</sub>	DIF_IN differential clock inputs	1.5		2.7	рF	1,4
	$C_{OUT}$	Output pin capacitance			6 pF	pF	1
Clk Stabilization	T <sub>STAB</sub>	From V <sub>DD</sub> Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock		0.65	1	ms	2
Input SS Modulation Frequency	f <sub>MODIN</sub>	Allowable Frequency (Triangular Modulation)	30	31.5	33	kHz	
Tdrive_PD#	t <sub>DRVPD</sub>	DIF output enable after PD# de-assertion		25	300	us	1,3
Tfall	$t_{F}$	Fall time of control inputs			5	ns	1,2
Trise	t <sub>R</sub>	Rise time of control inputs			5	ns	1,2
SMBus Input Low Voltage	$V_{ILSMB}$				0.8	V	
SMBus Input High Voltage	$V_{IHSMB}$		2.1		$V_{DDSMB}$	V	
SMBus Output Low Voltage	$V_{OLSMB}$	@ I <sub>PULLUP</sub>			0.4	V	
SMBus Sink Current	I <sub>PULLUP</sub>	@ V <sub>OL</sub>	4			mA	
Nominal Bus Voltage	$V_{\text{DDSMB}}$	3V to 5V +/- 10%	2.7		5.5	V	
SCLK/SDATA Rise Time	t <sub>RSMB</sub>	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
SCLK/SDATA Fall Time	t <sub>FSMB</sub>	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
SMBus Operating Frequency	f <sub>MINSMB</sub>	Maximum SMBus operating frequency	100			kHz	5

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup>Control input must be monotonic from 20% to 80% of input swing.

<sup>&</sup>lt;sup>3</sup>Time from deassertion until outputs are >200 mV

<sup>&</sup>lt;sup>4</sup>DIF\_IN input

<sup>&</sup>lt;sup>5</sup>The differential input clock must be running for the SMBus to be active



### **Electrical Characteristics-DIF LP-HCSL Differential Outputs**

 $TA = T_{COM}$ ; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	Trf	Scope averaging on	1.5	2.7	4	V/ns	1, 2, 3
Slew rate matching	ΔTrf	Slew rate matching.		8.8	20	%	1, 2, 4
Voltage High	VHigh	Statistical measurement on single-ended signal using oscilloscope math function. (Scope	660	787	850	mV	
Voltage Low	VLow	averaging on)		33	150	""	
Max Voltage	Vmax	Single ended signal using absolute value.		845	1150	mV	
Min Voltage	Vmin	Includes 300mV of over/undershoot. (Scope -300 9		9		IIIV	
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	471	550	mV	1, 5
Crossing Voltage (var)	Δ-Vcross	Scope averaging off		14	140	mV	1, 6

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.  $C_L = 2pF$  with  $R_S = 27Ω$  for Zo = 85Ω differential trace impedance.

### **Electrical Characteristics—Current Consumption**

TA = T<sub>COM</sub>; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Operating Supply Current  Powerdown Current	I <sub>DDVDD</sub>	All outputs 100MHz, $C_L = 2pF$ ; $Zo = 85\Omega$		17	30	mA	1
	I <sub>DDVDDA/R</sub>	All outputs 100MHz, $C_L = 2pF$ ; $Zo = 85\Omega$		15	20	mA	1
	I <sub>DDVDDIO</sub>	All outputs 100MHz, $C_L = 2pF$ ; $Zo = 85\Omega$		112	150	mA	1
	I <sub>DDVDDPD</sub>	All differential pairs low-low		2.1	4	mA	1
Powerdown Current	I <sub>DDVDDA/RPD</sub>	All differential pairs low-low		4.4	7	mA	1
	I <sub>DDVDDIOPD</sub>	All differential pairs low-low		0.0	1.5	mA	1

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Measured from differential waveform

<sup>&</sup>lt;sup>3</sup> Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

<sup>&</sup>lt;sup>4</sup> Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

<sup>&</sup>lt;sup>5</sup> Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

<sup>&</sup>lt;sup>6</sup> The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross\_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting  $\Delta$ -Vcross to be smaller than Vcross absolute.



### **Electrical Characteristics-Skew and Differential Jitter Parameters**

TA = T<sub>COM</sub>; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
CLK_IN, DIF[x:0]	t <sub>SPO_PLL</sub>	Input-to-Output Skew in PLL mode nominal value @ 35°C, 3.3V, 100MHz	-150	-117	-50	ps	1,2,4,5,8
CLK_IN, DIF[x:0]	t <sub>PD_BYP</sub>	Input-to-Output Skew in Bypass mode nominal value @ 35°C, 3.3V	2.5	4	4.5	ns	1,2,3,5,8
CLK_IN, DIF[x:0]	t <sub>DSPO_PLL</sub>	Input-to-Output Skew Varation in PLL mode across voltage and temperature	-50	0	50	ps	1,2,3,5,8
CLK_IN, DIF[x:0]	t <sub>DSPO_BYP</sub>	Input-to-Output Skew Varation in Bypass mode across temperature for a given voltage	-250	0	250	ps	1,2,3,5,8
CLK_IN, DIF[x:0]	t <sub>DTE</sub>	Random Differential Tracking error beween two 9ZX devices in Hi BW Mode		1	5	ps (rms)	1,2,3,5,8
CLK_IN, DIF[x:0]	t <sub>DSSTE</sub>	Random Differential Spread Spectrum Tracking error beween two 9ZX devices in Hi BW Mode		5	75	ps	1,2,3,5,8
DIF[x:0]	t <sub>SKEW_ALL</sub>	Output-to-Output Skew across all outputs (Common to Bypass and PLL mode). 100MHz		53	75	ps	1,2,3,8
PLL Jitter Peaking	j <sub>peak-hibw</sub>	LOBW#_BYPASS_HIBW = 1	0	1.8	2.5	dB	7,8
PLL Jitter Peaking	jpeak-lobw	LOBW#_BYPASS_HIBW = 0	0	0.7	2	dB	7,8
PLL Bandwidth	pll <sub>HIBW</sub>	LOBW#_BYPASS_HIBW = 1	2	3.3	4	MHz	8,9
PLL Bandwidth	pll <sub>LOBW</sub>	LOBW#_BYPASS_HIBW = 0	0.7	1.2	1.4	MHz	8,9
Duty Cycle	t <sub>DC</sub>	Measured differentially, PLL Mode	45	50	55	%	1
Duty Cycle Distortion	t <sub>DCD</sub>	Measured differentially, Bypass Mode @100MHz	0	1	2	%	1,10
Jitter, Cycle to cycle	t.	PLL mode		12	50	ps	1,11
onter, Cycle to Cycle	t <sub>jcyc-cyc</sub>	Additive Jitter in Bypass Mode		0	50	ps	1,11

#### Notes for preceding table:

<sup>&</sup>lt;sup>1</sup> Measured into fixed 2 pF load cap. Input to output skew is measured at the first output edge following the corresponding input.

<sup>&</sup>lt;sup>2</sup> Measured from differential cross-point to differential cross-point. This parameter can be tuned with external feedback path, if present.

<sup>&</sup>lt;sup>3</sup> All Bypass Mode Input-to-Output specs refer to the timing between an input edge and the specific output edge created by it.

<sup>&</sup>lt;sup>4</sup> This parameter is deterministic for a given device

<sup>&</sup>lt;sup>5</sup> Measured with scope averaging on to find mean value.

<sup>&</sup>lt;sup>6.</sup> t is the period of the input clock

<sup>&</sup>lt;sup>7</sup> Measured as maximum pass band gain. At frequencies within the loop BW, highest point of magnification is called PLL jitter peaking.

<sup>&</sup>lt;sup>8</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>9</sup> Measured at 3 db down or half power point.

<sup>&</sup>lt;sup>10</sup> Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

<sup>&</sup>lt;sup>11</sup> Measured from differential waveform



### **Electrical Characteristics-Phase Jitter Parameters**

 $TA = T_{COM}$ ; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	Notes
	t <sub>jphPCleG1</sub>	PCIe Gen 1		34	86	ps (p-p)	1,2,3
		PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		1.2	3	ps (rms)	1,2
	t <sub>jphPCleG2</sub>	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		2.1	3.1	ps (rms)	1,2
Phase Jitter, PLL Mode	t <sub>jphPCleG3</sub>	PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz)		0.5	1	ps (rms)	1,2,4
		QPI & SMI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)		0.2	0.5	ps (rms)	1,5
	t <sub>jphQPI_SMI</sub>	QPI & SMI (100MHz, 8.0Gb/s, 12UI)		0.1	0.3	ps (rms)	1,5
		QPI & SMI (100MHz, 9.6Gb/s, 12UI)		0.1	0.2	ps (rms)	1,5
	t <sub>iphPCleG1</sub>	PCIe Gen 1		0.1	10	ps (p-p)	1,2,3
	t <sub>jphPCleG2</sub>	PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		0.1	0.3	ps (rms)	1,2,6
		PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		0.1	0.7	ps (rms)	1,2,6
Additive Phase Jitter, Bypass mode	t <sub>jphPCleG3</sub>	PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz)		0.0	0.3	ps (rms)	1,2,4,6
Бурасо пісас		QPI & SMI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)		0.0	0.3	ps (rms)	1,5,6
	t <sub>jphQPI_SMI</sub>	QPI & SMI (100MHz, 8.0Gb/s, 12UI)		0.0	0.1	ps (rms)	1,5,6
		QPI & SMI (100MHz, 9.6Gb/s, 12UI)		0.0	0.1	ps (rms)	1,5,6


<sup>&</sup>lt;sup>1</sup> Applies to all outputs.

### **Test Loads**

#### **Differential Output Terminations**

DIF Zo (Ω)	Rs (Ω)
85	Internal
100	7 (External)

### 9ZXL1550 Differential Test Loads



<sup>&</sup>lt;sup>2</sup> See http://www.pcisig.com for complete specs

<sup>&</sup>lt;sup>3</sup> Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

<sup>&</sup>lt;sup>4</sup> Subject to final ratification by PCI SIG.

<sup>&</sup>lt;sup>5</sup> Calculated from Intel-supplied Clock Jitter Tool v 1.6.4


<sup>&</sup>lt;sup>6</sup> For RMS figures, additive jitter is calculated by solving the following equation: (Additive jitter)<sup>2</sup> - (total jitter)<sup>2</sup> - (input jitter)<sup>2</sup>



### **Driving LVDS**

**Driving LVDS inputs** 

	Va			
	Receiver does			
	Receiver has	not have		
Component	termination	mination termination		
R7a, R7b	10K ohm	140 ohm		
R8a, R8b	5.6K ohm	75 ohm		
Cc	0.1 uF	0.1 uF		
Vcm	1.2 volts	1.2 volts		



## Clock Periods-Differential Outputs with Spread Spectrum Disabled

		Measurement Window								
	Contor	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock		
SSC OFF	Center Freq. MHz	-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	Notes
DIF	100.00	9.94900		9.99900	10.00000	10.00100		10.05100	ns	1,2,3
DIF	133.33	7.44925		7.49925	7.50000	7.50075		7.55075	ns	1,2,4

## Clock Periods-Differential Outputs with Spread Spectrum Enabled

		Measurement Window								
	Comton	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock		
SSC ON	Center Freq. MHz	-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	Notes
DIF	99.75	9.94906	9.99906	10.02406	10.02506	10.02607	10.05107	10.10107	ns	1,2,3
DIF	133.00	7.44930	7.49930	7.51805	7.51880	7.51955	7.53830	7.58830	ns	1,2,4

#### Notes:

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> All Long Term Accuracy specifications are guaranteed with the assumption that the input clock complies with CK420BQ/CK410B+ accuracy requirements (+/-100ppm). The 9ZXL1550 itself does not contribute to ppm error.

<sup>&</sup>lt;sup>3</sup> Driven by SRC output of main clock, 100 MHz PLL Mode or Bypass mode

<sup>&</sup>lt;sup>4</sup> Driven by CPU output of main clock, 133 MHz PLL Mode or Bypass mode



### **General SMBus Serial Interface Information**

#### **How to Write**

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

	Index Block Write Operation								
Contro	ller (Host)		IDT (Slave/Receiver)						
Т	starT bit								
Slave	Address								
WR	WRite								
			ACK						
Beginnir	ng Byte = N								
			ACK						
Data Byte	e Count = X								
			ACK						
Beginni	ing Byte N								
			ACK						
0		×							
0		X Byte	0						
0		æ	0						
			0						
Byte I	N + X - 1								
			ACK						
Р	stoP bit								

#### How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X<sub>(H)</sub> was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

	Index Block R	Read C	<b>Operation</b>
Co	ntroller (Host)		IDT (Slave/Receiver)
Т	starT bit		
SI	ave Address		
WR	WRite		
			ACK
Beg	inning Byte = N		
			ACK
RT	Repeat starT		
SI	ave Address		
RD	ReaD		
			ACK
			Data Byte Count=X
	ACK		
			Beginning Byte N
	ACK		
		ē	0
	0	X Byte	0
	0	×	0
	0		
	_		Byte N + X - 1
N	Not acknowledge		
Р	stoP bit		



9ZXL1550 SMBus Addressing

SMB_A(1:0)_tri	Address (Rd/Wrt bit = 0) (Hex)
00	D8
OM	DA
01	DE
M0	C2
MM	C4
M1	C6
10	CA
1M	CC
11	CE

SMBusTable: PLL Mode, and Frequency Select Register

Byte	e 0 Pin #	Name	Control Function Type 0 1		Default		
Bit 7	4	PLL Mode 1	PLL Operating Mode Rd back 1	R	See PLL Op	erating Mode	Latch
Bit 6	4	PLL Mode 0	PLL Operating Mode Rd back 0	R	Readba	ck Table	Latch
Bit 5			Reserved				1
Bit 4	61/62	DIF_14_En	Output Enable	RW	Low/Low	Enable	1
Bit 3	59/60	DIF_13_En	Output Enable	RW	Low/Low	Enable	1
Bit 2			Reserved		•		0
Bit 1		Reserved					
Bit 0	3	100M_133M#	Frequency Select Readback R 133MHz 100MHz		Latch		

SMBusTable: Output Control Register

<u> </u>	· dibioi o diapon	Control Hogister					
Byte	1 Pin #	Name	Control Function	Type	0	1	Default
Bit 7	39/40	DIF_5_En	Output Enable	RW	Low/Low	Enable	1
Bit 6			Reserved				1
Bit 5	29/30	DIF_4_En	Output Enable	RW			1
Bit 4	29/30	DIF_3_En	Output Enable	RW			1
Bit 3	23/24	DIF_2_En	Output Enable	RW	Low/Low	Enable	1
Bit 2	21/22	DIF_1_En	Output Enable	RW			1
Bit 1	17/18	DIF_0_En	Output Enable	RW			1
Bit 0			Reserved				1

SMBusTable: Output Control Register

Byte	2 Pin #	Name	Control Function	Туре	0	1	Default
Bit 7	55/56	DIF_12_En	Output Enable	RW			1
Bit 6	53/54	DIF_11_En	Output Enable	RW	Low/Low	Enable	1
Bit 5	49/50	DIF_10_En	Output Enable	RW			1
Bit 4			Reserved				1
Bit 3	45/46	DIF_9_En	Output Enable	RW			1
Bit 2	43/44	DIF_8_En	Output Enable	RW	Low/Low	Enable	1
Bit 1	39/40	DIF_7_En	Output Enable	RW	Low/Low	Enable	1
Bit 0	37/38	DIF_6_En	Output Enable	RW			1

SMBusTable: Reserved Register

Byte	<b>3</b>	Pin #	Name	Control Function	Туре	0	1	Default
Bit 7				Reserved				0
Bit 6				Reserved				0
Bit 5				Reserved				0
Bit 4				Reserved				0
Bit 3				Reserved				0
Bit 2				Reserved				0
Bit 1				Reserved				0
Bit 0				Reserved				0



SMBusTable: Reserved Register

Byte	e 4	Pin #	Name	Control Function	Туре	0	1	Default	
Bit 7	Bit 7		Reserved						
Bit 6				Reserved				0	
Bit 5				Reserved				0	
Bit 4				Reserved				0	
Bit 3				Reserved				0	
Bit 2				Reserved				0	
Bit 1				Reserved				0	
Bit 0				Reserved				0	

SMBusTable: Vendor & Revision ID Register

Byte	e 5 Pin #	Name	Control Function	Type	0	1	Default
Bit 7	. =	RID3		R	P. Doy. 0000		0
Bit 6	•	RID2	REVISION ID  R  R  R	R			0
Bit 5	-	RID1		V = 0000	0		
Bit 4	-	RID0		R			1
Bit 3	-	VID3		R	-	-	0
Bit 2	-	VID2	VENDOR ID	R	-	-	0
Bit 1	-	VID1	VENDORID	R	-	-	0
Bit 0	-	VID0		R	-	-	1

SMBusTable: DEVICE ID

Byte	6 Pin #	Name	Control Function	Type	0	1	Default		
Bit 7	-		Device ID 7 (MSB)	R			1		
Bit 6	-		Device ID 6	R			0		
Bit 5	-		Device ID 5	R	]		0		
Bit 4	-		Device ID 4	R	1550 is 155 decimal or 9B Hex		1		
Bit 3	-		Device ID 3		1550 IS 155 06	cimal of 95 nex	1		
Bit 2	-		Device ID 2	R	1		0		
Bit 1	-	Device ID 1		R	] [		1		
Bit 0	-		Device ID 0	R	1		1		

SMBusTable: Byte Count Register

Byte	e 7	Pin #	Name	Control Function	Туре	0	1	Default	
Bit 7				Reserved				0	
Bit 6				Reserved					
Bit 5				Reserved					
Bit 4			BC4		RW			0	
Bit 3		-	BC3	Mysting to this register configures how	RW	Default value	is 8 hex, so 9	1	
Bit 2			BC2	Writing to this register configures how many bytes will be read back.	RW	bytes (0 to 8) w	ill be read back	0	
Bit 1		-	BC1	many bytes will be read back.	RW	by de	efault.	0	
Bit 0		-	BC0		RW			0	

SMBusTable: Reserved Register

Byte	8 =	Pin #	Name	Control Function	Type	0	1	Default
Bit 7				Reserved				0
Bit 6				Reserved				0
Bit 5				Reserved				0
Bit 4				Reserved				0
Bit 3				Reserved				0
Bit 2				Reserved				0
Bit 1				Reserved				0
Bit 0				Reserved				0



## **Marking Diagram**




#### Notes:

- 1. "L" denotes RoHS compliant package.
- 2. "LOT" denotes the lot number.
- 2. "COO" denotes country of origin.
- 3. "YYWW" is the last two digits of the year and week that the part was assembled.




## Package Outline and Package Dimensions (NLG64





## Package Outline and Package Dimensions (NLG64), cont.





# **Ordering Information**

Part / Order Number	Shipping Package	Package	Temperature
9ZXL1550BKLF	Trays	64-pin VFQFPN	0 to +70°C
9ZXL1550BKLFT	Tape and Reel	64-pin VFQFPN	0 to +70°C

<sup>&</sup>quot;LF" suffix denotes Pb-Free configuration, RoHS compliant.

# **Revision History**

Rev.	Issuer	Issue Date	Description	Page #
А	RDW	2/27/2015	<ol> <li>Cleaned up output pin names to be DIFxx instead of DIF_xx</li> <li>Updated electrical tables with characterized data</li> <li>Updated ordering info to B rev along with Rev ID.</li> <li>Updated termination schemes for driving LVDS.</li> <li>Minor cleanup and move to final</li> </ol>	Various
В	RDW	3/6/2015	Updated Data sheet Title, General Description and Recommended Application text.     Corrected tSPO_PLL parameter in Skew and Differential Jitter Parameters table.	1,8
С	RDW	3/16/2015	1.Changed max IDDVDDIOPD limit from 0.5mA to 1.5mA.	7
D	RDW	6/16/2015	Added landing pattern from POD drawing.	16
Е	RDW	11/20/2015	Updated QPI references to QPI/UPI     Updated DIF_IN table to match PCI SIG specification, no silicon change	1,5

<sup>&</sup>quot;B" is the device revision designator (will not correlate with the datasheet revision).



#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/