


**Features:**

- ◆ True Dual-Port memory cells which allow simultaneous access of the same memory location
- ◆ High-speed data access
  - Commercial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)
  - Industrial: 4.2ns (133MHz) (max.)
- ◆ Selectable Pipelined or Flow-Through output mode
- ◆ Counter enable and repeat features
- ◆ Dual chip enables allow for depth expansion without additional logic
- ◆ Full synchronous operation on both ports
  - 6ns cycle time, 166MHz operation (12Gbps bandwidth)
  - Fast 3.6ns clock to data out
  - 1.7ns setup to clock and 0.5ns hold on all control, data, and address inputs @ 166MHz
  - Data input, address, byte enable and control registers
  - Self-timed write allows fast cycle time

- ◆ Separate byte controls for multiplexed bus and bus matching compatibility
- ◆ Dual Cycle Deselect (DCD) for Pipelined Output mode
- ◆ LVTTTL-compatible, 3.3V (±150mV) power supply for core
- ◆ LVTTTL compatible, selectable 3.3V (±150mV) or 2.5V (±100mV) power supply for I/Os and control signals on each port
- ◆ Industrial temperature range (-40°C to +85°C) is available at 133MHz.
- ◆ Available in a 208-pin Plastic Quad Flatpack (PQFP), 208-pin fine pitch Ball Grid Array (fpBGA), and 256-pin Ball Grid Array (BGA)
- ◆ Supports JTAG features compliant with IEEE 1149.1
- ◆ Green parts available, see ordering information

**Functional Block Diagram**



5617 tbl 01

**NOTE:**

1. A16 is a NC for IDT70V3589.

## Description:

The IDT70V3599/89 is a high-speed 128/64K x 36 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT70V3599/89 has been optimized for applications having unidirectional

or bidirectional data flow in bursts. An automatic power down feature, controlled by CE0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode.

The 70V3599/89 can support an operating voltage of either 3.3V or 2.5V on one or both ports, controllable by the OPT pins. The power supply for the core of the device (VDD) remains at 3.3V.

## Pin Configuration<sup>(1,2,3,4,5)</sup>

A1 IO19L	A2 IO18L	A3 VSS	A4 TDO	A5 NC	A6 A16L <sup>(1)</sup>	A7 A12L	A8 A8L	A9 $\overline{BE}1L$	A10 VDD	A11 CLKL	A12 $\overline{CNTEN}L$	A13 A4L	A14 A0L	A15 OPTL	A16 I/O17L	A17 VSS										
B1 I/O20R	B2 VSS	B3 I/O18R	B4 TDI	B5 NC	B6 A13L	B7 A9L	B8 $\overline{BE}2L$	B9 $\overline{CE}0L$	B10 VSS	B11 $\overline{ADSL}$	B12 A5L	B13 A1L	B14 VSS	B15 VDDQR	B16 I/O16L	B17 I/O15R										
C1 VDDQL	C2 I/O19R	C3 VDDQR	C4 PL/ $\overline{FTL}$	C5 NC	C6 A14L	C7 A10L	C8 $\overline{BE}3L$	C9 CE1L	C10 VSS	C11 R/ $\overline{WL}$	C12 A6L	C13 A2L	C14 VDD	C15 I/O16R	C16 I/O15L	C17 VSS										
D1 I/O22L	D2 VSS	D3 I/O21L	D4 I/O20L	D5 A15L	D6 A11L	D7 A7L	D8 $\overline{BE}0L$	D9 VDD	D10 $\overline{OE}L$	D11 $\overline{REPEAT}L$	D12 A3L	D13 VDD	D14 I/O17R	D15 VDDQL	D16 I/O14L	D17 I/O14R										
E1 I/O23L	E2 I/O22R	E3 VDDQR	E4 I/O21R	<b>70V3599/89</b> <b>BF208<sup>(6)</sup></b> <b>BFG208<sup>(6)</sup></b>  <b>208-Pin fpBGA</b> <b>Top View<sup>(7)</sup></b>										E14 I/O12L	E15 I/O13R	E16 VSS	E17 I/O13L									
F1 VDDQL	F2 I/O23R	F3 I/O24L	F4 VSS											F14 VSS	F15 I/O12R	F16 I/O11L	F17 VDDQR									
G1 I/O26L	G2 VSS	G3 I/O25L	G4 I/O24R											G14 I/O9L	G15 VDDQL	G16 I/O10L	G17 I/O11R									
H1 VDD	H2 I/O26R	H3 VDDQR	H4 I/O25R											H14 VDD	H15 I/O9R	H16 VSS	H17 I/O10R									
J1 VDDQ	J2 VDD	J3 VSS	J4 VSS											J14 VSS	J15 VDD	J16 VSS	J17 VDDQR									
K1 I/O28R	K2 VSS	K3 I/O27R	K4 VSS											K14 I/O7R	K15 VDDQ	K16 I/O8R	K17 VSS									
L1 I/O29R	L2 I/O28L	L3 VDDQR	L4 I/O27L											L14 I/O6R	L15 I/O7L	L16 VSS	L17 I/O8L									
M1 VDDQL	M2 I/O29L	M3 I/O30R	M4 VSS											M14 VSS	M15 I/O6L	M16 I/O5R	M17 VDDQR									
N1 I/O31L	N2 VSS	N3 I/O31R	N4 I/O30L											N14 I/O3R	N15 VDDQL	N16 I/O4R	N17 I/O5L									
P1 I/O32R	P2 I/O32L	P3 VDDQR	P4 I/O35R											P5 $\overline{TRST}$	P6 A16R <sup>(1)</sup>	P7 A12R	P8 A8R	P9 $\overline{BE}1R$	P10 VDD	P11 CLKR	P12 $\overline{CNTEN}R$	P13 A4R	P14 I/O2L	P15 I/O3L	P16 VSS	P17 I/O4L
R1 VSS	R2 I/O33L	R3 I/O34R	R4 TCK											R5 NC	R6 A13R	R7 A9R	R8 $\overline{BE}2R$	R9 $\overline{CE}0R$	R10 VSS	R11 $\overline{ADSR}$	R12 A5R	R13 A1R	R14 VSS	R15 VDDQL	R16 I/O1R	R17 VDDQR
T1 I/O33R	T2 I/O34L	T3 VDDQL	T4 TMS											T5 NC	T6 A14R	T7 A10R	T8 $\overline{BE}3R$	T9 CE1R	T10 VSS	T11 R/ $\overline{WR}$	T12 A6R	T13 A2R	T14 VSS	T15 I/O0R	T16 VSS	T17 I/O2R
U1 VSS	U2 I/O35L	U3 PL/ $\overline{FTR}$	U4 NC											U5 A15R	U6 A11R	U7 A7R	U8 $\overline{BE}0R$	U9 VDD	U10 $\overline{OE}R$	U11 $\overline{REPEAT}R$	U12 A3R	U13 A0R	U14 VDD	U15 OPTR	U16 I/O0L	U17 I/O1L

### NOTES:

5617 drw 02c

1. A16 is a NC for IDT70V3589.
2. All VDD pins must be connected to 3.3V power supply.
3. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is set to VIL (0V).
4. All VSS pins must be connected to ground supply.
5. Package body is approximately 15mm x 15mm x 1.4mm with 0.8mm ball pitch.
6. This package code is used to reference the package diagram.
7. This text does not indicate orientation of the actual part-marking.

Pin Configuration<sup>(1,2,3,4,5)</sup> (con't.)

70V3599/89

BC256<sup>(6)</sup>BCG256<sup>(6)</sup>

256-Pin BGA

Top View<sup>(7)</sup>


A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16
NC	TDI	NC	NC	A14L	A11L	A8L	$\overline{BE}_{2L}$	CE1L	$\overline{OE}_L$	$\overline{CNTEN}_L$	A5L	A2L	A0L	NC	NC
B1	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12	B13	B14	B15	B16
I/O18L	NC	TDO	NC	A15L	A12L	A9L	$\overline{BE}_{3L}$	$\overline{CE}_{0L}$	R/W $\overline{L}$	$\overline{REPEAT}_L$	A4L	A1L	VDD	I/O17L	NC
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
I/O18R	I/O19L	VSS	A16L <sup>(1)</sup>	A13L	A10L	A7L	$\overline{BE}_{1L}$	$\overline{BE}_{0L}$	CLKL	$\overline{ADS}_L$	A6L	A3L	OPTL	I/O17R	I/O16L
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	D16
I/O20R	I/O19R	I/O20L	PIPE/FTL	VDDQL	VDDQL	VDDQR	VDDQR	VDDQL	VDDQL	VDDQR	VDDQR	VDD	I/O15R	I/O15L	I/O16R
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10	E11	E12	E13	E14	E15	E16
I/O21R	I/O21L	I/O22L	VDDQL	VDD	VDD	VSS	VSS	VSS	VSS	VDD	VDD	VDDQR	I/O13L	I/O14L	I/O14R
F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12	F13	F14	F15	F16
I/O23L	I/O22R	I/O23R	VDDQL	VDD	VSS	VSS	VSS	VSS	VSS	VSS	VDD	VDDQR	I/O12R	I/O13R	I/O12L
G1	G2	G3	G4	G5	G6	G7	G8	G9	G10	G11	G12	G13	G14	G15	G16
I/O24R	I/O24L	I/O25L	VDDQR	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDDQL	I/O10L	I/O11L	I/O11R
H1	H2	H3	H4	H5	H6	H7	H8	H9	H10	H11	H12	H13	H14	H15	H16
I/O26L	I/O25R	I/O26R	VDDQR	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDDQL	I/O9R	I/O9L	I/O10R
J1	J2	J3	J4	J5	J6	J7	J8	J9	J10	J11	J12	J13	J14	J15	J16
I/O27L	I/O28R	I/O27R	VDDQL	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDDQR	I/O8R	I/O7R	I/O8L
K1	K2	K3	K4	K5	K6	K7	K8	K9	K10	K11	K12	K13	K14	K15	K16
I/O29R	I/O29L	I/O28L	VDDQL	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDDQR	I/O6R	I/O6L	I/O7L
L1	L2	L3	L4	L5	L6	L7	L8	L9	L10	L11	L12	L13	L14	L15	L16
I/O30L	I/O31R	I/O30R	VDDQR	VDD	VSS	VSS	VSS	VSS	VSS	VSS	VDD	VDDQL	I/O5L	I/O4R	I/O5R
M1	M2	M3	M4	M5	M6	M7	M8	M9	M10	M11	M12	M13	M14	M15	M16
I/O32R	I/O32L	I/O31L	VDDQR	VDD	VDD	VSS	VSS	VSS	VSS	VDD	VDD	VDDQL	I/O3R	I/O3L	I/O4L
N1	N2	N3	N4	N5	N6	N7	N8	N9	N10	N11	N12	N13	N14	N15	N16
I/O33L	I/O34R	I/O33R	PIPE/FTL	VDDQR	VDDQR	VDDQL	VDDQL	VDDQR	VDDQR	VDDQL	VDDQL	VDD	I/O2L	I/O1R	I/O2R
P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	P16
I/O35R	I/O34L	TMS	A16R <sup>(1)</sup>	A13R	A10R	A7R	$\overline{BE}_{1R}$	$\overline{BE}_{0R}$	CLKR	$\overline{ADS}_R$	A6R	A3R	I/O0L	I/O0R	I/O1L
R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15	R16
I/O35L	NC	TRST	NC	A15R	A12R	A9R	$\overline{BE}_{3R}$	$\overline{CE}_{0R}$	R/W $\overline{R}$	$\overline{REPEAT}_R$	A4R	A1R	OPTR	NC	NC
T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12	T13	T14	T15	T16
NC	TCK	NC	NC	A14R	A11R	A8R	$\overline{BE}_{2R}$	CE1R	$\overline{OE}_R$	$\overline{CNTEN}_R$	A5R	A2R	A0R	NC	NC

5617 drw 02d

## NOTES:

1. A16 is a NC for IDT70V3589.
2. All VDD pins must be connected to 3.3V power supply.
3. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is set to VIL (0V).
4. All VSS pins must be connected to ground supply.
5. Package body is approximately 17mm x 17mm x 1.4mm, with 1.0mm ball-pitch.
6. This package code is used to reference the package diagram.
7. This text does not indicate orientation of the actual part-marking.

Pin Configuration<sup>(1,2,3,4,5)</sup> (con't.)



**NOTES:**

1. A16 is a NC for IDT70V3589.
2. All V<sub>DD</sub> pins must be connected to 3.3V power supply.
3. All V<sub>DDQ</sub> pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to V<sub>IH</sub> (3.3V), and 2.5V if OPT pin for that port is set to V<sub>IL</sub> (0V).
4. All V<sub>SS</sub> pins must be connected to ground supply.
5. Package body is approximately 28mm x 28mm x 3.5mm.
6. This package code is used to reference the package diagram.

## Pin Names

Left Port	Right Port	Names
$\overline{CE}_{0L}$ , $CE_{1L}$	$\overline{CE}_{0R}$ , $CE_{1R}$	Chip Enables <sup>(5)</sup>
$R/\overline{WL}$	$R/\overline{WR}$	Read/Write Enable
$\overline{OE}_L$	$\overline{OE}_R$	Output Enable
$A_{0L}$ - $A_{16L}$ <sup>(1)</sup>	$A_{0R}$ - $A_{16R}$ <sup>(1)</sup>	Address
$I/O_{0L}$ - $I/O_{35L}$	$I/O_{0R}$ - $I/O_{35R}$	Data Input/Output
$CLK_L$	$CLK_R$	Clock
$PL/\overline{FT}_L$	$PL/\overline{FT}_R$	Pipeline/Flow-Through
$\overline{ADS}_L$	$\overline{ADS}_R$	Address Strobe Enable
$\overline{CNTEN}_L$	$\overline{CNTEN}_R$	Counter Enable
$\overline{REPEAT}_L$	$\overline{REPEAT}_R$	Counter Repeat <sup>(4)</sup>
$\overline{BE}_{0L}$ - $\overline{BE}_{3L}$	$\overline{BE}_{0R}$ - $\overline{BE}_{3R}$	Byte Enables (9-bit bytes) <sup>(5)</sup>
$V_{DD0L}$	$V_{DD0R}$	Power (I/O Bus) (3.3V or 2.5V) <sup>(2)</sup>
$OPT_L$	$OPT_R$	Option for selecting $V_{DD0x}$ <sup>(2,3)</sup>
$V_{DD}$		Power (3.3V) <sup>(2)</sup>
$V_{SS}$		Ground (0V)
$TDI$		Test Data Input
$TDO$		Test Data Output
$TCK$		Test Logic Clock (10MHz)
$TMS$		Test Mode Select
$\overline{TRST}$		Reset (Initialize TAP Controller)

5617 tbl 01

## NOTES:

1.  $A_{16}$  is a NC for IDT70V3589.
2.  $V_{DD}$ ,  $OPT_x$ , and  $V_{DD0x}$  must be set to appropriate operating levels prior to applying inputs on the I/Os and controls for that port.
3.  $OPT_x$  selects the operating voltage levels for the I/Os and controls on that port. If  $OPT_x$  is set to  $V_{IH}$  (3.3V), then that port's I/Os and controls will operate at 3.3V levels and  $V_{DD0x}$  must be supplied at 3.3V. If  $OPT_x$  is set to  $V_{IL}$  (0V), then that port's I/Os and address controls will operate at 2.5V levels and  $V_{DD0x}$  must be supplied at 2.5V. The  $OPT$  pins are independent of one another—both ports can operate at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V with the other at 2.5V.
4. When  $\overline{REPEAT}_x$  is asserted, the counter will reset to the last valid address loaded via  $\overline{ADS}_x$ .
5. Chip Enables and Byte Enables are double buffered when  $PL/\overline{FT} = V_{IH}$ , i.e., the signals take two cycles to deselect.

Truth Table I—Read/Write and Enable Control<sup>(1,2,3,4)</sup>

$\overline{OE}$	CLK	$\overline{CE}_0$	CE <sub>1</sub>	$\overline{BE}_3$	$\overline{BE}_2$	$\overline{BE}_1$	$\overline{BE}_0$	R/ $\overline{W}$	Byte 3 I/O <sub>27:35</sub>	Byte 2 I/O <sub>18:26</sub>	Byte 1 I/O <sub>9:17</sub>	Byte 0 I/O <sub>0:8</sub>	MODE
X	↑	H	X	X	X	X	X	X	High-Z	High-Z	High-Z	High-Z	Deselected—Power Down
X	↑	X	L	X	X	X	X	X	High-Z	High-Z	High-Z	High-Z	Deselected—Power Down
X	↑	L	H	H	H	H	H	X	High-Z	High-Z	High-Z	High-Z	All Bytes Deselected
X	↑	L	H	H	H	H	L	L	High-Z	High-Z	High-Z	D <sub>IN</sub>	Write to Byte 0 Only
X	↑	L	H	H	H	L	H	L	High-Z	High-Z	D <sub>IN</sub>	High-Z	Write to Byte 1 Only
X	↑	L	H	H	L	H	H	L	High-Z	D <sub>IN</sub>	High-Z	High-Z	Write to Byte 2 Only
X	↑	L	H	L	H	H	H	L	D <sub>IN</sub>	High-Z	High-Z	High-Z	Write to Byte 3 Only
X	↑	L	H	H	H	L	L	L	High-Z	High-Z	D <sub>IN</sub>	D <sub>IN</sub>	Write to Lower 2 Bytes Only
X	↑	L	H	L	L	H	H	L	D <sub>IN</sub>	D <sub>IN</sub>	High-Z	High-Z	Write to Upper 2 bytes Only
X	↑	L	H	L	L	L	L	L	D <sub>IN</sub>	D <sub>IN</sub>	D <sub>IN</sub>	D <sub>IN</sub>	Write to All Bytes
L	↑	L	H	H	H	H	L	H	High-Z	High-Z	High-Z	D <sub>OUT</sub>	Read Byte 0 Only
L	↑	L	H	H	H	L	H	H	High-Z	High-Z	D <sub>OUT</sub>	High-Z	Read Byte 1 Only
L	↑	L	H	H	L	H	H	H	High-Z	D <sub>OUT</sub>	High-Z	High-Z	Read Byte 2 Only
L	↑	L	H	L	H	H	H	H	D <sub>OUT</sub>	High-Z	High-Z	High-Z	Read Byte 3 Only
L	↑	L	H	H	H	L	L	H	High-Z	High-Z	D <sub>OUT</sub>	D <sub>OUT</sub>	Read Lower 2 Bytes Only
L	↑	L	H	L	L	H	H	H	D <sub>OUT</sub>	D <sub>OUT</sub>	High-Z	High-Z	Read Upper 2 Bytes Only
L	↑	L	H	L	L	L	L	H	D <sub>OUT</sub>	D <sub>OUT</sub>	D <sub>OUT</sub>	D <sub>OUT</sub>	Read All Bytes
H	↑	L	H	L	L	L	L	X	High-Z	High-Z	High-Z	High-Z	Outputs Disabled

## NOTES:

- "H" = V<sub>IH</sub>, "L" = V<sub>IL</sub>, "X" = Don't Care.
- $\overline{ADS}$ ,  $\overline{CNTEN}$ ,  $\overline{REPEAT}$  = X.
- $\overline{OE}$  is an asynchronous input signal.
- It is possible to read or write any combination of bytes during a given access. A few representative samples have been illustrated here.

5617 tbl 02

Truth Table II—Address Counter Control<sup>(1,2)</sup>

External Address	Previous Internal Address	Internal Address Used	CLK	$\overline{ADS}$	$\overline{CNTEN}$	$\overline{REPEAT}^{(6)}$	I/O <sup>(3)</sup>	MODE
X	X	A <sub>n</sub>	↑	X	X	L <sup>(4)</sup>	D <sub>VO(0)</sub>	Counter Reset to last valid $\overline{ADS}$ load
A <sub>n</sub>	X	A <sub>n</sub>	↑	L <sup>(4)</sup>	X	H	D <sub>VO(n)</sub>	External Address Used
A <sub>n</sub>	A <sub>p</sub>	A <sub>p</sub>	↑	H	H	H	D <sub>VO(p)</sub>	External Address Blocked—Counter disabled (A <sub>p</sub> reused)
X	A <sub>p</sub>	A <sub>p</sub> + 1	↑	H	L <sup>(5)</sup>	H	D <sub>VO(p+1)</sub>	Counter Enabled—Internal Address generation

## NOTES:

- "H" = V<sub>IH</sub>, "L" = V<sub>IL</sub>, "X" = Don't Care.
- Read and write operations are controlled by the appropriate setting of R/ $\overline{W}$ ,  $\overline{CE}_0$ , CE<sub>1</sub>,  $\overline{BE}_n$  and  $\overline{OE}$ .
- Outputs configured in flow-through output mode: if outputs are in pipelined mode the data out will be delayed by one cycle.
- $\overline{ADS}$  and  $\overline{REPEAT}$  are independent of all other memory control signals including  $\overline{CE}_0$ , CE<sub>1</sub> and  $\overline{BE}_n$ .
- The address counter advances if  $\overline{CNTEN}$  = V<sub>IL</sub> on the rising edge of CLK, regardless of all other memory control signals including  $\overline{CE}_0$ , CE<sub>1</sub>,  $\overline{BE}_n$ .
- When  $\overline{REPEAT}$  is asserted, the counter will reset to the last valid address loaded via  $\overline{ADS}$ . This value is not set at power-up: a known location should be loaded via  $\overline{ADS}$  during initialization if desired. Any subsequent  $\overline{ADS}$  access during operations will update the  $\overline{REPEAT}$  address location.

5617 tbl 03

## Recommended Operating Temperature and Supply Voltage<sup>(1)</sup>

Grade	Ambient Temperature	GND	V <sub>DD</sub>
Commercial	0°C to +70°C	0V	3.3V ± 150mV
Industrial	-40°C to +85°C	0V	3.3V ± 150mV

### NOTES:

- This is the parameter TA. This is the "instant on" case temperature.

5617 tbl 04

## Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Commercial & Industrial	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
T <sub>BIAS</sub> <sup>(3)</sup>	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>JN</sub>	Junction Temperature	+150	°C
I <sub>OUT</sub>	DC Output Current	50	mA

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V<sub>TERM</sub> must not exceed V<sub>DD</sub> + 150mV for more than 25% of the cycle time or 4ns maximum, and is limited to ≤ 20mA for the period of V<sub>TERM</sub> ≥ V<sub>DD</sub> + 150mV.
- Ambient Temperature Under Bias. No AC Conditions. Chip Deselected.

5617 tbl 06

## Recommended DC Operating Conditions with V<sub>DDQ</sub> at 2.5V

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Core Supply Voltage	3.15	3.3	3.45	V
V <sub>DDQ</sub>	I/O Supply Voltage <sup>(3)</sup>	2.4	2.5	2.6	V
V <sub>SS</sub>	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage (Address & Control Inputs)	1.7	—	V <sub>DDQ</sub> + 100mV <sup>(2)</sup>	V
V <sub>IH</sub>	Input High Voltage - I/O <sup>(3)</sup>	1.7	—	V <sub>DDQ</sub> + 100mV <sup>(2)</sup>	V
V <sub>IL</sub>	Input Low Voltage	-0.3 <sup>(1)</sup>	—	0.7	V

### NOTES:

- Undershoot of V<sub>IL</sub> ≥ -1.5V for pulse width less than 10ns is allowed.
- V<sub>TERM</sub> must not exceed V<sub>DDQ</sub> + 100mV.
- To select operation at 2.5V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to V<sub>IL</sub> (0V), and V<sub>DDQX</sub> for that port must be supplied as indicated above.

5617 tbl 05a

## Recommended DC Operating Conditions with V<sub>DDQ</sub> at 3.3V

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Core Supply Voltage	3.15	3.3	3.45	V
V <sub>DDQ</sub>	I/O Supply Voltage <sup>(3)</sup>	3.15	3.3	3.45	V
V <sub>SS</sub>	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage (Address & Control Inputs) <sup>(3)</sup>	2.0	—	V <sub>DDQ</sub> + 150mV <sup>(2)</sup>	V
V <sub>IH</sub>	Input High Voltage - I/O <sup>(3)</sup>	2.0	—	V <sub>DDQ</sub> + 150mV <sup>(2)</sup>	V
V <sub>IL</sub>	Input Low Voltage	-0.3 <sup>(1)</sup>	—	0.8	V

### NOTES:

- Undershoot of V<sub>IL</sub> ≥ -1.5V for pulse width less than 10ns is allowed.
- V<sub>TERM</sub> must not exceed V<sub>DDQ</sub> + 150mV.
- To select operation at 3.3V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to V<sub>IH</sub> (3.3V), and V<sub>DDQX</sub> for that port must be supplied as indicated above.

5617 tbl 05b

Capacitance<sup>(1)</sup>

(TA = +25°C, F = 1.0MHz) PQFP ONLY

Symbol	Parameter	Conditions <sup>(2)</sup>	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	8	pF
C <sub>OUT</sub> <sup>(3)</sup>	Output Capacitance	V <sub>OUT</sub> = 3dV	10.5	pF

5617 tbl 07

## NOTES:

1. These parameters are determined by device characterization, but are not production tested.
2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
3. C<sub>OUT</sub> also references C<sub>I/O</sub>.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V<sub>DD</sub> = 3.3V ± 150mV)

Symbol	Parameter	Test Conditions	70V3599/89S		Unit
			Min.	Max.	
I <sub>L</sub>	Input Leakage Current <sup>(1)</sup>	V <sub>DDQ</sub> = Max., V <sub>IN</sub> = 0V to V <sub>DDQ</sub>	—	10	μA
I <sub>LO</sub>	Output Leakage Current <sup>(1)</sup>	$\overline{CE_0} = V_{IH}$ or $CE_1 = V_{IL}$ , V <sub>OUT</sub> = 0V to V <sub>DDQ</sub>	—	10	μA
V <sub>OL</sub> (3.3V)	Output Low Voltage <sup>(2)</sup>	I <sub>OL</sub> = +4mA, V <sub>DDQ</sub> = Min.	—	0.4	V
V <sub>OH</sub> (3.3V)	Output High Voltage <sup>(2)</sup>	I <sub>OH</sub> = -4mA, V <sub>DDQ</sub> = Min.	2.4	—	V
V <sub>OL</sub> (2.5V)	Output Low Voltage <sup>(2)</sup>	I <sub>OL</sub> = +2mA, V <sub>DDQ</sub> = Min.	—	0.4	V
V <sub>OH</sub> (2.5V)	Output High Voltage <sup>(2)</sup>	I <sub>OH</sub> = -2mA, V <sub>DDQ</sub> = Min.	2.0	—	V

5617 tbl 08

## NOTE:

1. At V<sub>DD</sub> ≤ 2.0V leakages are undefined.
2. V<sub>DDQ</sub> is selectable (3.3V/2.5V) via OPT pins. Refer to p.5 for details.



## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(3)</sup> ( $V_{DD} = 3.3V \pm 150mV$ )

Symbol	Parameter	Test Condition	Version	70V3599/89S166 Com'l Only		70V3599/89S133 Com'l & Ind		Unit	
				Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.		
IDD	Dynamic Operating Current (Both Ports Active)	$\overline{CE}_L$ and $\overline{CE}_R = V_{IL}$ , Outputs Disabled, $f = f_{MAX}^{(1)}$	COM'L	S	370	500	320	400	mA
			IND	S	—	—	320	480	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_L = \overline{CE}_R = V_{IH}$ , Outputs Disabled, $f = f_{MAX}^{(1)}$	COM'L	S	125	200	115	160	mA
			IND	S	—	—	115	195	
ISB2	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}^{*A} = V_{IL}$ and $\overline{CE}^{*B} = V_{IH}^{(5)}$ Active Port Outputs Disabled, $f = f_{MAX}^{(1)}$	COM'L	S	250	350	220	290	mA
			IND	S	—	—	220	350	
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports Outputs Disabled $\overline{CE}_L$ and $\overline{CE}_R \geq V_{DD0} - 0.2V$ , $V_{IN} \geq V_{DD0} - 0.2V$ or $V_{IN} \leq 0.2V$ , $f = 0^{(2)}$	COM'L	S	15	30	15	30	mA
			IND	S	—	—	15	40	
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	$\overline{CE}^{*A} \leq 0.2V$ and $\overline{CE}^{*B} \geq V_{DD0} - 0.2V^{(5)}$ $V_{IN} \geq V_{DD0} - 0.2V$ or $V_{IN} \leq 0.2V$ , Active Port, Outputs Disabled, $f = f_{MAX}^{(1)}$	COM'L	S	250	350	220	290	mA
			IND	S	—	—	220	350	

5617 tbl 09



**NOTES:**

- At  $f = f_{MAX}$ , address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of  $1/t_{cvc}$ , using "AC TEST CONDITIONS" at input levels of GND to 3V.
- $f = 0$  means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- $V_{DD} = 3.3V$ ,  $T_A = 25^\circ C$  for Typ, and are not production tested.  $I_{DD} DC(f=0) = 120mA$  (Typ).
- $\overline{CE}_X = V_{IL}$  means  $\overline{CE}_{0X} = V_{IL}$  and  $CE_{1X} = V_{IH}$   
 $\overline{CE}_X = V_{IH}$  means  $\overline{CE}_{0X} = V_{IH}$  or  $CE_{1X} = V_{IL}$   
 $\overline{CE}_X \leq 0.2V$  means  $\overline{CE}_{0X} \leq 0.2V$  and  $CE_{1X} \geq V_{DD0} - 0.2V$   
 $\overline{CE}_X \geq V_{DD0} - 0.2V$  means  $\overline{CE}_{0X} \geq V_{DD0} - 0.2V$  or  $CE_{1X} \leq 0.2V$   
"X" represents "L" for left port or "R" for right port.

AC Test Conditions (V<sub>DDQ</sub> - 3.3V/2.5V)


Input Pulse Levels (Address & Controls)	GND to 3.0V/GND to 2.4V
Input Pulse Levels (I/Os)	GND to 3.0V/GND to 2.4V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V/1.25V
Output Reference Levels	1.5V/1.25V
Output Load	Figures 1 and 2

5617 tbl 10




5617 drw 03

Figure 1. AC Output Test load.



5617 drw 04

Figure 2. Output Test Load  
(For t<sub>CKLZ</sub>, t<sub>CKHZ</sub>, t<sub>OLZ</sub>, and t<sub>OHZ</sub>).  
\*Including scope and jig.



5617 drw 05

Figure 3. Typical Output Derating (Lumped Capacitive Load).

## AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)<sup>(2,3)</sup> ( $V_{DD} = 3.3V \pm 150mV$ )


Symbol	Parameter	70V3599/89S166 Com1 Only		70V3599/89S133 Com1 & Ind		Unit
		Min.	Max.	Min.	Max.	
t <sub>CYC1</sub>	Clock Cycle Time (Flow-Through) <sup>(1)</sup>	20	—	25	—	ns
t <sub>CYC2</sub>	Clock Cycle Time (Pipelined) <sup>(1)</sup>	6	—	7.5	—	ns
t <sub>CH1</sub>	Clock High Time (Flow-Through) <sup>(1)</sup>	6	—	7	—	ns
t <sub>CL1</sub>	Clock Low Time (Flow-Through) <sup>(1)</sup>	6	—	7	—	ns
t <sub>CH2</sub>	Clock High Time (Pipelined) <sup>(2)</sup>	2.1	—	2.6	—	ns
t <sub>CL2</sub>	Clock Low Time (Pipelined) <sup>(1)</sup>	2.1	—	2.6	—	ns
t <sub>SA</sub>	Address Setup Time	1.7	—	1.8	—	ns
t <sub>HA</sub>	Address Hold Time	0.5	—	0.5	—	ns
t <sub>SC</sub>	Chip Enable Setup Time	1.7	—	1.8	—	ns
t <sub>HC</sub>	Chip Enable Hold Time	0.5	—	0.5	—	ns
t <sub>SB</sub>	Byte Enable Setup Time	1.7	—	1.8	—	ns
t <sub>HB</sub>	Byte Enable Hold Time	0.5	—	0.5	—	ns
t <sub>SW</sub>	R/W Setup Time	1.7	—	1.8	—	ns
t <sub>HW</sub>	R/W Hold Time	0.5	—	0.5	—	ns
t <sub>SD</sub>	Input Data Setup Time	1.7	—	1.8	—	ns
t <sub>HD</sub>	Input Data Hold Time	0.5	—	0.5	—	ns
t <sub>SAD</sub>	$\overline{ADS}$ Setup Time	1.7	—	1.8	—	ns
t <sub>HAD</sub>	$\overline{ADS}$ Hold Time	0.5	—	0.5	—	ns
t <sub>SCN</sub>	$\overline{CNTEN}$ Setup Time	1.7	—	1.8	—	ns
t <sub>HCN</sub>	$\overline{CNTEN}$ Hold Time	0.5	—	0.5	—	ns
t <sub>SRPT</sub>	$\overline{REPEAT}$ Setup Time	1.7	—	1.8	—	ns
t <sub>HRPT</sub>	$\overline{REPEAT}$ Hold Time	0.5	—	0.5	—	ns
t <sub>OE</sub>	Output Enable to Data Valid	—	4.0	—	4.2	ns
t <sub>OLZ</sub>	Output Enable to Output Low-Z	1	—	1	—	ns
t <sub>OHZ</sub>	Output Enable to Output High-Z	1	3.6	1	4.2	ns
t <sub>CD1</sub>	Clock to Data Valid (Flow-Through) <sup>(1)</sup>	—	12	—	15	ns
t <sub>CD2</sub>	Clock to Data Valid (Pipelined) <sup>(1)</sup>	—	3.6	—	4.2	ns
t <sub>DC</sub>	Data Output Hold After Clock High	1	—	1	—	ns
t <sub>CKHZ</sub>	Clock High to Output High-Z	1	3	1	3	ns
t <sub>CKLZ</sub>	Clock High to Output Low-Z	1	—	1	—	ns
<b>Port-to-Port Delay</b>						
t <sub>CO</sub>	Clock-to-Clock Offset	5	—	6	—	ns

5617 tbl 11

**NOTES:**


- The Pipelined output parameters (t<sub>CYC2</sub>, t<sub>CD2</sub>) apply to either or both left and right ports when  $\overline{FT}/PIPEX = V_{IH}$ . Flow-through parameters (t<sub>CYC1</sub>, t<sub>CD1</sub>) apply when  $\overline{FT}/PIPE = V_{IL}$  for that port.
- All input signals are synchronous with respect to the clock except for the asynchronous Output Enable ( $\overline{OE}$ ) and  $\overline{FT}/PIPE$ .  $\overline{FT}/PIPE$  should be treated as a DC signal, i.e. steady state during operation.
- These values are valid for either level of V<sub>DDO</sub> (3.3V/2.5V). See page 5 for details on selecting the desired operating voltage levels for each port.

## Timing Waveform of Read Cycle for Pipelined Operation ( $\overline{\text{FT}}/\text{PIPE}^{\text{X}} = \text{V}_{\text{IH}}$ )<sup>(2)</sup>



5617 drw 06

## Timing Waveform of Read Cycle for Flow-through Output ( $\overline{\text{FT}}/\text{PIPE}^{\text{X}} = \text{V}_{\text{IL}}$ )<sup>(2,6)</sup>




5617 drw 07

### NOTES:


- $\overline{\text{OE}}$  is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- $\overline{\text{ADS}} = \text{V}_{\text{IL}}$  and  $\overline{\text{REPEAT}} = \text{V}_{\text{IH}}$ .
- The output is disabled (High-Impedance state) by  $\overline{\text{CE}}_0 = \text{V}_{\text{IH}}$ ,  $\text{CE}_1 = \text{V}_{\text{IL}}$ ,  $\overline{\text{BE}}_n = \text{V}_{\text{IH}}$  following the next rising edge of the clock. Refer to Truth Table 1.
- Addresses do not have to be accessed sequentially since  $\overline{\text{ADS}} = \text{V}_{\text{IL}}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- If  $\overline{\text{BE}}_n$  was HIGH, then the appropriate Byte of DATAout for Qn + 2 would be disabled (High-Impedance state).
- "x" denotes Left or Right port. The diagram is with respect to that port.

### Timing Waveform of a Multi-Device Pipelined Read<sup>(1,2)</sup>



5617 drw 08


### Timing Waveform of a Multi-Device Flow-Through Read<sup>(1,2)</sup>



5617 drw 09

**NOTES:**


1. B1 Represents Device #1; B2 Represents Device #2. Each Device consists of one IDT70V3599/89 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
2. BE<sub>n</sub>, OE, and ADS = V<sub>IL</sub>; CE<sub>1</sub>(B1), CE<sub>1</sub>(B2), R/W and REPEAT = V<sub>IH</sub>.

Timing Waveform of Left Port Write to Pipelined Right Port Read<sup>(1,2,4)</sup>

5617 drw 10

## NOTES:

- $\overline{CE}_0$ ,  $\overline{BE}_n$ , and  $\overline{ADS} = V_{IL}$ ;  $CE_1$  and  $\overline{REPEAT} = V_{IH}$ .
- $\overline{OE} = V_{IL}$  for Port "B", which is being read from.  $\overline{OE} = V_{IH}$  for Port "A", which is being written to.
- If  $t_{co} \leq$  minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (ie, time from write to valid read on opposite port will be  $t_{co} + 2 t_{cyc2} + t_{cd2}$ ). If  $t_{co} >$  minimum, then data from Port "B" read is available on first Port "B" clock cycle (ie, time from write to valid read on opposite port will be  $t_{co} + t_{cyc2} + t_{cd2}$ ).
- All timing is the same for Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite of Port "A"


Timing Waveform with Port-to-Port Flow-Through Read<sup>(1,2,4)</sup>

5617 drw 11

## NOTES:

- $\overline{CE}_0$ ,  $\overline{BE}_n$ , and  $\overline{ADS} = V_{IL}$ ;  $CE_1$  and  $\overline{REPEAT} = V_{IH}$ .
- $\overline{OE} = V_{IL}$  for the Right Port, which is being read from.  $\overline{OE} = V_{IH}$  for the Left Port, which is being written to.
- If  $t_{co} \leq$  minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (i.e., time from write to valid read on opposite port will be  $t_{co} + t_{cyc} + t_{cd1}$ ). If  $t_{co} >$  minimum, then data from Port "B" read is available on first Port "B" clock cycle (i.e., time from write to valid read on opposite port will be  $t_{co} + t_{cd1}$ ).
- All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".


## Timing Waveform of Pipelined Read-to-Write-to-Read

 $(\overline{OE} = V_{IL})^{(2)}$ 

## NOTES:

1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
2.  $\overline{CE}_0$ ,  $\overline{BE}_n$ , and  $\overline{ADS} = V_{IL}$ ;  $\overline{CE}_1$  and REPEAT =  $V_{IH}$ . "NOP" is "No Operation".
3. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

5617 drw 12


Timing Waveform of Pipelined Read-to-Write-to-Read ( $\overline{OE}$  Controlled)<sup>(2)</sup>

## NOTES:


1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
2.  $\overline{CE}_0$ ,  $\overline{BE}_n$ , and  $\overline{ADS} = V_{IL}$ ;  $\overline{CE}_1$  and REPEAT =  $V_{IH}$ .
3. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
4. This timing does not meet requirements for fastest speed grade. This waveform indicates how logically it could be done if timing so allows.

5617 drw 13

Timing Waveform of Flow-Through Read-to-Write-to-Read ( $\overline{OE} = V_{IL}$ )<sup>(2)</sup>



Timing Waveform of Flow-Through Read-to-Write-to-Read ( $\overline{OE}$  Controlled)<sup>(2)</sup>




NOTES:


1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
2.  $\overline{CE}_0$ ,  $\overline{BEn}$ , and  $\overline{ADS} = V_{IL}$ ;  $\overline{CE}_1$  and  $\overline{REPEAT} = V_{IH}$ .
3. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.



### Timing Waveform of Pipelined Read with Address Counter Advance<sup>(1)</sup>




### Timing Waveform of Flow-Through Read with Address Counter Advance<sup>(1)</sup>




**NOTES:**

1.  $\overline{CE}_0$ ,  $\overline{OE}$ ,  $\overline{BE}_n = V_{IL}$ ;  $\overline{CE}_1$ ,  $R/\overline{W}$ , and  $\overline{REPEAT} = V_{IH}$ .
2. If there is no address change via  $\overline{ADS} = V_{IL}$  (loading a new address) or  $\overline{CNTEN} = V_{IL}$  (advancing the address), i.e.  $\overline{ADS} = V_{IH}$  and  $\overline{CNTEN} = V_{IH}$ , then the data output remains constant for subsequent clocks.

### Timing Waveform of Write with Address Counter Advance (Flow-through or Pipelined Inputs)<sup>(1)</sup>



### Timing Waveform of Counter Repeat<sup>(2)</sup>



**NOTES:**

1.  $\overline{CE}_0$ ,  $\overline{BE}_n$ , and  $R/\overline{W} = V_{IL}$ ;  $CE_1$  and  $\overline{REPEAT} = V_{IH}$ .
2.  $\overline{CE}_0$ ,  $\overline{BE}_n = V_{IL}$ ;  $CE_1 = V_{IH}$ .
3. The "Internal Address" is equal to the "External Address" when  $\overline{ADS} = V_{IL}$  and equals the counter output when  $\overline{ADS} = V_{IH}$ .
4. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
6. No dead cycle exists during  $\overline{REPEAT}$  operation. A READ or WRITE cycle may be coincidental with the counter  $\overline{REPEAT}$  cycle: Address loaded by last valid  $\overline{ADS}$  load will be accessed. Extra cycles are shown here simply for clarification. For more information on  $\overline{REPEAT}$  function refer to Truth Table II.
7.  $\overline{CNTEN} = V_{IL}$  advances Internal Address from 'An' to 'An + 1'. The transition shown indicates the time required for the counter to advance. The 'An + 1' Address is written to during this cycle.

## Functional Description

The IDT70V3599/89 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

A HIGH on  $\overline{CE_0}$  or a LOW on  $CE_1$  for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70V3599/89s for depth expansion configurations. Two cycles are required with  $\overline{CE_0}$  LOW and  $CE_1$  HIGH to re-activate the outputs.

## Depth and Width Expansion

The IDT70V3599/89 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70V3599/89 can also be used in applications requiring expanded width, as indicated in Figure 4. Through combining the control signals, the devices can be grouped as necessary to accommodate applications needing 72-bits or wider.




Figure 4. Depth and Width Expansion with IDT70V3599/89

**NOTE:**

1. A17 is for IDT70V3599, A16 is for IDT70V3589.

## JTAG Timing Specifications




Figure 5. Standard JTAG Timing

### NOTES:

1. Device inputs = All device inputs except TDI, TMS, and TRST.
2. Device outputs = All device outputs except TDO.

## JTAG AC Electrical Characteristics<sup>(1,2,3,4)</sup>

Symbol	Parameter	70V3599/89		
		Min.	Max.	Units
t <sub>JCYC</sub>	JTAG Clock Input Period	100	—	ns
t <sub>JCH</sub>	JTAG Clock HIGH	40	—	ns
t <sub>JCL</sub>	JTAG Clock Low	40	—	ns
t <sub>JR</sub>	JTAG Clock Rise Time	—	3 <sup>(1)</sup>	ns
t <sub>JF</sub>	JTAG Clock Fall Time	—	3 <sup>(1)</sup>	ns
t <sub>JRST</sub>	JTAG Reset	50	—	ns
t <sub>JRSR</sub>	JTAG Reset Recovery	50	—	ns
t <sub>JCD</sub>	JTAG Data Output	—	25	ns
t <sub>JDC</sub>	JTAG Data Output Hold	0	—	ns
t <sub>JST</sub>	JTAG Setup	15	—	ns
t <sub>JH</sub>	JTAG Hold	15	—	ns

5617 tbl 12

### NOTES:

1. Guaranteed by design.
2. 30pF loading on external output signals.
3. Refer to AC Electrical Test Conditions stated earlier in this document.
4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

## Identification Register Definitions

Instruction Field	Value	Description
Revision Number (31:28)	0x0	Reserved for version number
IDT Device ID (27:12)	0x0312 <sup>(1)</sup>	Defines IDT part number
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register

5617 tbl 13

### NOTE:

1. Device ID for IDT70V3589 is 0x0313.

## Scan Register Sizes

Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
Identification (IDR)	32
Boundary Scan (BSR)	Note (3)

5617 tbl 14

## System Interface Parameters


Instruction	Code	Description
EXTEST	0000	Forces contents of the boundary scan cells onto the device outputs <sup>(1)</sup> . Places the boundary scan register (BSR) between TDI and TDO.
BYPASS	1111	Places the bypass register (BYR) between TDI and TDO.
IDCODE	0010	Loads the ID register (IDR) with the vendor ID code and places the register between TDI and TDO.
HIGHZ	0011	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.
SAMPLE/PRELOAD	0001	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs <sup>(2)</sup> to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.
RESERVED	All other codes	Several combinations are reserved. Do not use codes other than those identified above.

5617 tbl 15

### NOTES:

1. Device outputs = All device outputs except TDO.
2. Device inputs = All device inputs except TDI, TMS, and  $\overline{\text{TRST}}$ .
3. The Boundary Scan Descriptive Language (BSDL) file for this device is available on the IDT website ([www.idt.com](http://www.idt.com)), or by contacting your local IDT sales representative.

## Ordering Information



5617 drw 22

## NOTE:

1. Green parts available. For specific speeds, packages and powers contact your local sales office.

LEAD FINISH (containing SnPb) are obsolete excluding BGA and Hermetic packages.

Note; the information regarding recently obsoleted parts is included in this datasheet for customer convenience. Please see the Orderable Parts Table for the current, active part list.

## ORDERABLE PART INFORMATION

Speed (MHz)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
133	70V3599S133BC	BC256	CABGA	C
	70V3599S133BC8	BC256	CABGA	C
	70V3599S133BCGI	BCG256	CABGA	I
	70V3599S133BCI	BC256	CABGA	I
	70V3599S133BCI8	BC256	CABGA	I
	70V3599S133BF	BF208	CABGA	C
	70V3599S133BF8	BF208	CABGA	C
	70V3599S133BFGI	BFG208	CABGA	I
	70V3599S133BFGI8	BFG208	CABGA	I
	70V3599S133BFI	BF208	CABGA	I
	70V3599S133BFI8	BF208	CABGA	I
	70V3599S133DRGI	DRG208	PQFP	I
166	70V3599S166BC	BC256	CABGA	C
	70V3599S166BC8	BC256	CABGA	C
	70V3599S166BCG	BCG256	CABGA	C
	70V3599S166BF	BF208	CABGA	C
	70V3599S166BF8	BF208	CABGA	C
	70V3599S166BFG	BFG208	CABGA	C
	70V3599S166BFG8	BFG208	CABGA	C
	70V3599S166DRG	DRG208	PQFP	C

Speed (MHz)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
133	70V3589S133BC	BC256	CABGA	C
	70V3589S133BC8	BC256	CABGA	C
	70V3589S133BCI	BC256	CABGA	I
	70V3589S133BCI8	BC256	CABGA	I
	70V3589S133BF	BF208	CABGA	C
	70V3589S133BF8	BF208	CABGA	C
	70V3589S133BFI	BF208	CABGA	I
	70V3589S133BFI8	BF208	CABGA	I
	70V3589S133DRG	DRG208	PQFP	C
	70V3589S133DRGI	DRG208	PQFP	I
166	70V3589S166BC	BC256	CABGA	C
	70V3589S166BC8	BC256	CABGA	C
	70V3589S166BCG	BCG256	CABGA	C
	70V3589S166BF	BF208	CABGA	C
	70V3589S166BF8	BF208	CABGA	C
	70V3589S166BFG	BFG208	CABGA	C
	70V3589S166BFG8	BFG208	CABGA	C
70V3589S166DRG	DRG208	PQFP	C	

## Datasheet Document History:

06/02/00:		Initial Public Offering
07/12/00:		Added mux to functional block diagram
07/30/01:	Page 20	Changed maximum value for JTAG AC Electrical Characteristics for $t_{CD}$ from 20ns to 25ns
	Page 9	Added Industrial Temperature DC Parameters
11/20/01:	Pages 2, 3 & 4	Added date revision for pin configurations
	Page 11	Changed to $t_{OE}$ value in AC Electrical Characteristics, please refer to Errata #SMEN-01-05
	Pages 1 & 22	Replaced $\text{TM}$ logo with $\text{®}$ logo
	Page 10	Changed AC Test Conditions Input Rise/Fall Times
07/01/02:		Consolidated multiple devices into one datasheet
	Pages 1 & 5	Added DCD capability for Pipelined Outputs
	Page 7	Clarified $T_{BIAS}$ and added $T_{JN}$
	Page 9	Changed DC Electrical Parameters
	Page 11	Removed Clock Rise & Fall Time from AC Electrical Characteristics Table
		Removed Preliminary status
05/19/03:	Page 11	Added Byte Enable Setup Time & Byte Enable Hold Time to AC Electrical Characteristics Table
	Page 22	Added IDT Clock Solution Table
01/10/06:	Page 1	Added green availability to features
	Page 5	Changed footnote 2 for Truth Table I from $\overline{ADS}$ , $\overline{CNTEN}$ , $\overline{REPEAT} = V_{IH}$ to $\overline{ADS}$ , $\overline{CNTEN}$ , $\overline{REPEAT} = X$
	Page 22	Added green indicator to ordering information
07/25/08:	Page 9	Corrected a typo in the DC Chars table
01/19/09:	Page 22	Removed "IDT" from orderable part number
07/26/10:	Page 11	In order to correct the header notes of the AC Elect Chars Table and align them with the Industrial temp range values located in the table, the commercial TA header note has been removed
	Pages 13-16	In order to correct the footnotes of timing diagrams, $\overline{CNTEN}$ has been removed to reconcile the footnotes with the $\overline{CNTEN}$ logic definition found in Truth Table II - Address Counter Control
10/14/14:	Page 22	Added Tape & Reel to Ordering Information
06/21/18:		Product Discontinuation Notice - PDN# SP-17-02
		Last time buy expires June 15, 2018
03/07/19:	Pages 1, 22	Added orderable part information table. Updated EOL note to obsolete status.
11/05/19:	Pages 2 - 4	Updated package codes
	Page 4	Rotated DRG208 TQFP pin configuration to accurately reflect pin 1 orientation
	Page 23	Deleted IDT Clock Solution table
02/03/20:	Pages 1 - 24	Rebranded as Renesas datasheet
	Page 22	Corrected "ns" to "MHz" in the header of the Orderable Part Information tables

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.