

VERY LOW POWER 1.8V 16K/8K/4K X 16 DUAL-PORT STATIC RAM

IDT70P269/259/249L

Features


- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- Both ports configurable to standard SRAM or timemultiplexed address/data interface
- High-speed access
 - Industrial: 65ns (max.), ADM mode
 - Industrial: 40ns (max.), Standard SRAM mode
- Low-power operation

IDT70P269/259/249L Active: 27mW (typ.) Standby: 3.6μW (typ.)

Supports 3.0V, 2.5V and 1.8V I/O's

- Power supply isolation functionality to aid system power management
- Separate upper-byte and lower-byte control
- Input Read Register
- Output Drive Register
- BUSY and Interrupt Flag
- On-chip port arbitration logic
- Fully asynchronous operation from either port
- Available in 100 Ball 0.5mm-pitch BGA
- Industrial temperature range (-40°C to +85°C)
- Green parts available, see ordering information

Functional Block Diagram



7146 drw 01

NOTES:

- 1. A13 A0 for IDT70P269; A12 A0 for IDT70P259; A11 A0 for IDT70P249.
- 2. IRRO and IRR1 are not available for IDT70P269.

OCTOBER 2008

Description

The IDT70P269/259/249 is a very low power 16K/8K/4K x 16 Dual-Port Static RAM. The IDT70P269/259/249 is designed to be used as a stand-alone 256/128/64K-bit Dual-Port SRAM.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\text{CS}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 27mW of power.

The IDT70P269/259/249 is packaged in a 100 ball 0.5mm-pitch Ball Grid Array. The package is a 1mm thick and designed to fit in wireless handset applications.

Pin Configurations (2,3)

70P269/259/249BY BYG-100

100-Ball 0.5mm Pitch BGA Top View

	1	2	3	4	5	6	7	8	9	10	
Α	A _{5R}	A _{8R}	A _{11R}	\overline{UB}_R	V _{SS}	\overline{ADV}_R	I/O _{15R}	I/O _{12R}	I/O _{10R}	V _{SS}	Α
В	A _{3R}	A _{4R}	A _{7R}	A _{9R}	ŪS _R	\overline{WE}_R	ŌĒ _R	V _{DDIOR}	I/O _{9R}	I/O _{6R}	В
С	A _{0R}	A _{1R}	A _{2R}	A _{6R}	\overline{LB}_R	IRR ₁ ⁽¹⁾	I/O _{14R}	I/O _{11R}	I/O _{7R}	V _{SS}	С
D	ODR ₄	ODR ₂	BUSY _R	ĪNT _R	A _{10R}	A _{12R} (3)	I/O _{13R}	I/O _{8R}	I/O _{5R}	I/O _{2R}	D
Ε	V _{SS}	DNU	ODR ₃	ĪNT _L	V _{SS}	V _{SS}	I/O _{4R}	V _{DDIOR}	I/O _{1R}	V _{SS}	Ε
F	SFEN	ODR₁	BUSYL	A _{1L}	V_{DD}	V _{SS}	I/O _{3R}	I/O _{0R}	I/O _{15L}	V_{DDIOL}	F
G	ODR ₀	A _{2L}	A _{5L}	A _{12L} ⁽³⁾	ŌĒL	I/O _{3L}	I/O _{11L}	I/O _{12L}	I/O _{14L}	I/O _{13L}	G
Н	A _{0L}	A _{4L}	A _{9L}	ĹB∟	CS∟	I/O _{1L}	V _{DDIOL}	MSELR	MSELL	I/O _{10L}	Н
J	A _{3L}	A _{7L}	A _{10L}	IRR ₀ (2)	V_{DD}	V _{SS}	I/O _{4L}	I/O _{6L}	I/O _{8L}	I/O _{9L}	J
K	A _{6L}	A _{8L}	A _{11L}	ŪB _L	\overline{ADV}_L	WEL	I/O _{oL}	I/O _{2L}	I/O _{5L}	I/O _{7L}	K
	1	2	3	4	5	6	7	8	9	10	

NOTES:-

- 1. This pin is A_{13R} for IDT70P269.
- 2. This pin is A_{13L} for IDT70P269.
- 3. This pin is DNU for IDT70P249.
- 4. DNU pins are "do not use". No trace or power component can be connected to these pins.

7146 drw 02

Pin Names

Left Port	Right Port	Description		
<u>CS</u> L	CS _R	Chip Select (Input)		
WEL	WER	Read/Write Enable (Input)		
ŌĒL	ŌĒR	Output Enable (Input)		
A0L - A13L ⁽¹⁾	Aor - A13R (1)	Address (Input)		
MSELL ⁽²⁾	MSELR ⁽²⁾	Mode Select (Input)		
VO0L - VO15L	I/O 0R - I/O 15R	Address/Data (Input/Output)		
ADVL ⁽³⁾	ADV _R (3)	Address Latch Enable (Input)		
ŪB∟	ŪB̄R	Upper Byte Enable (Input)		
ŪB∟	<u>∏</u> R	Lower Byte Enable (Input)		
ĪNTL	ĪNTR	Interrupt Flag (Output)		
BUSYL	BUSYR	Busy Flag (Output)		
SF	EN	Special Function Enable (Input)		
IRRo -	IRR1 ⁽⁴⁾	Input Read Register (Inputs)		
ODR ₀	- ODR4	Output Drive Register (Outputs)		
VI	DD	Core Power Supply (Input)		
V	SS	Ground (Input)		
VDI	DIOL	Left Port Power Supply (Input)		
VDI	DIOR	Right Port Power Supply (Input)		

NOTES:

- 1. A₁₃ A₀ for IDT70P269; A₁₂ A₀ for IDT70P259; A₁₁ A₀ for IDT70P249.
- 2. MSEL = 0 for Standard SRAM operation, MSEL = 1 for Address/Data Mux (ADM) operation.
- 3. ADV is only used when the port is in ADM mode.
- 4. IRRo is A_{13L} and IRR₁ is A_{13R} for 70P269.

7146 tbl 01

Truth Table I: ADM Interface Read/Write Control

		Inp	uts			Outputs	
ĀDV	<u>cs</u>	WE	Œ	ŪΒ	ĪΒ	I/O ₀ - I/O ₁₅	Mode
Х	Н	Х	Х	Х	Х	High-Z	Deselected/Power Down
Х	Х	Х	Н	Х	Х	High-Z	Output Disable
Х	Х	Х	Х	Н	H	High-Z	Upper and Lower Bytes Deselected
Pulse	L	Н	L	L	L	DATAOUT (I/O ₀ - I/O ₁₅)	Read Upper and Lower Bytes
Pulse	L	Н	L	Н	L	DATAout (I/O0 - I/O7) High-Z (I/O8 - I/O15)	Read Lower Byte Only
Pulse	L	Н	L	L	Η	High-Z (I/O ₀ - I/O ₇) DATAout (I/O ₈ - I/O ₁₅)	Read Upper Byte Only
Pulse	L	L	Х	L	L	DATAIN (I/O0 - I/O15)	Write Upper and Lower Bytes
Pulse	L	L	Х	Н	L	DATAIN (I/O0 - I/O7) High-Z (I/O8 - I/O15)	Write Lower Byte Only
Pulse	L	L	Х	L	Н	High-Z (I/O0 - I/O7) DATAIN (I/O8 - I/O15)	Write Upper Byte Only

7146 tbl 02a

Truth Table II: Standard SRAM Interface Read/Write Control

		Inputs			Outputs	
<u>cs</u>	WE	ŌĒ	ŪB	ĪВ	I/Oo - I/O15	Mode
Н	Х	Х	Х	Х	High-Z	Deselected/Power Down
Х	Х	Н	Х	Х	High-Z	Output Disable
Х	Х	Х	Н	Н	High-Z	Upper and Lower Bytes Deselected
L	Н	L	L	L	DATAOUT (I/O0 - I/O15)	Read Upper and Lower Bytes
L	Н	L	Н	L	DATAout (I/O0 - I/O7) High-Z (I/O8 - I/O15)	Read Lower Byte Only
L	Н	L	L	Н	High-Z (I/O0 - I/O7) DATAout (I/O8 - I/O15)	Read Upper Byte Only
L	L	Х	L	L	DATAIN (I/O0 - I/O15)	Write Upper and Lower Bytes
L	L	Х	Н	L	DATAIN (I/O0 - I/O7) High-Z (I/O8 - I/O15)	Write Lower Byte Only
L	L	Х	L	Н	High-Z (I/O0 - I/O7) DATAIN (I/O8 - I/O15)	Write Upper Byte Only

7146 tbl 02b

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to VDDIOX +0.5	V
TBIAS ⁽³⁾	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
NLT	Junction Temperature	+150	°C
Іоит	DC Output Current	20	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage
 to the device. This is a stress rating only and functional operation of the device at these or any other conditions
 above those indicated in the operational sections of this specification is not implied. Exposure to absolute
 maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed VDDIOX + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period over VTERM = VDDIOX + 0.5V.
- 3. Ambient Temperature under DC Bias. No AC Conditions. Chip Deselected.

Capacitance

NOTES:

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

7146 tbl

- This parameter is determined by device characterization but is not production tested.
- 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

$\label{eq:maximumOperatingTemperature} \begin{tabular}{l} Maximum Operating Temperature and Supply Voltage (1) \end{tabular}$

Grade	Ambient Temperature	GND	V _{DD}
Industrial	-40°C to +85°C	0V	1.8V <u>+</u> 100mV 2.5V <u>+</u> 100mV 3.0V <u>+</u> 300mV

1. This is the parameter Ta. This is the "instant on" case temperature.

NOTE:

7146 tbl 04

DC Electrical Characteristics Over the Operating and Temperature and Supply Voltage Range(VDD = 1.8V)

-						/259/249 Only	
Symbol	Parameter	P1 I/O Voltage	P2 I/O Voltage	Min.	Тур.	Max.	Unit
	Output High Voltage (IoH = -100 μA)	1.8V (a	ny port)	VDDIO - 0.2	_	_	V
	Output High Voltage (I0H = -2 mA)	2.5V (a	ny port)	2.0	_	_	V
Vон	Output High Voltage (I0H = -2 mA)		ny port)	2.1	_	_	V
	Output Low Voltage (IoL = 100 μA)	1.8V (a	ny port)		_	0.2	V
	Output Low Voltage (IoL = 2 mA)	2.5V (a	ny port)		_	0.4	V
VoL	Output Low Voltage (IoL = 2 mA)	3.0V (a	ny port)		_	0.4	V
		1.8V (a	ny port)		_	0.2	V
		2.5V (a	ny port)		_	0.2	V
Vol ODR	ODR Output Low Voltage (IoL = 8 mA)	3.0V (a	ny port)	_	_	0.2	V
		1.8V (a	ny port)	1.2	_	VDDIO + 0.2	V
		2.5V (a	ny port)	1.7	_	VDDIO+ 0.3	V
Vih	Input High Voltage	3.0V (a	ny port)	2.0	_	VDDIO + 0.2	V
		1.8V (a	ny port)	-0.2	_	0.4	V
		2.5V (a	ny port)	-0.3	_	0.6	V
VIL	Input Low Voltage	3.0V (a	ny port)	-0.2	_	0.7	V
		1.8V	1.8V	-1	_	1	
		2.5V	2.5V	-1	_	1	
loz	Output Leakage Current	3.0V	3.0V	-1	_	1	μΑ
		1.8V	1.8V	-1	_	1	
	ODR Output Leakage Current	2.5V	2.5V	-1	_	1	
ICEX ODR	Vout = VDDIO	3.0V	3.0V	-1	_	1	μΑ
		1.8V	1.8V	-1	_	1	
		2.5V	2.5V	-1	_	1	
lıx	Input Leakage Current	3.0V	3.0V	-1	_	1	μΑ

DC Electrical Characteristics Over the Operating and Temperature and Supply Voltage Range(VDD = 2.5V)

		P1 1/O P2 1/O		-		/259/249 Only	
Symbol	Parameter	P1 I/O Voltage	P2 I/O Voltage	Min.	Тур.	Max.	Unit
	Output High Voltage (I0H = -2 mA)	2.5V (a	ny port)	2.0	_	_	V
Vон	Output High Voltage (I0H = -2 mA)	3.0V (a	ny port)	2.1	_	_	V
	Output Low Voltage (IoL = 2 mA)	2.5V (a	ny port)	_	_	0.4	V
VoL	Output Low Voltage (IoL = 2 mA)	3.0V (a	ny port)	_	_	0.4	V
		2.5V (a	ny port)	_	_	0.2	V
Vol ODR	ODR Output Low Voltage (IoL = 8 mA)	3.0V (a	3.0V (any port)		_	0.2	V
		2.5V (a	ny port)	1.7	_	VDDIO+ 0.3	V
ViH	Input High Voltage	3.0V (a	ny port)	2.0	_	VDDIO + 0.2	V
		2.5V (a	ny port)	-0.3	_	0.6	V
VIL	Input Low Voltage	3.0V (a	ny port)	-0.2	_	0.7	V
		2.5V	2.5V	-1	_	1	
loz	Output Leakage Current	3.0V	3.0V	-1	_	1	μΑ
	ODD Outset Leakers Ourset	2.5V	2.5V	-1	_	1	
ICEX ODR	ODR Output Leakage Current Vout = VDDIO	3.0V	3.0V	-1	_	1	μΑ
		2.5V	2.5V	-1	_	1	
lıx	Input Leakage Current	3.0V	3.0V	-1	_	1	μΑ

7146 tbl 07

DC Electrical Characteristics Over the Operating and Temperature and Supply Voltage Range(VDD = 3.0V)

				70P269/259/249 Ind'l Only					
Symbol	Parameter	P1 I/O Voltage	P2 I/O Voltage	Min.	Тур.	Max.	Unit		
Vон	Output High Voltage (I0H = -2 mA)	3.0V (a	ny port)	2.1	_	_	V		
Vol	Output Low Voltage (IoL = 2 mA)	3.0V (a	ny port)	_	_	0.4	V		
Vol ODR	ODR Output Low Voltage (IoL = 8 mA)	3.0V (any port)		_	_	0.2	V		
ViH	Input High Voltage	3.0V (a	ny port)	2.0	_	VDDIO + 0.2	V		
VIL	Input Low Voltage	3.0V (a	ny port)	-0.2	_	0.7	V		
loz	Output Leakage Current	3.0V	3.0V	-1	_	1	μΑ		
ICEX ODR	ODR Output Leakage Current Vout = VDDIO	3.0V	3.0V	-1	_	1	μА		
lix	Input Leakage Current	3.0V	3.0V	-1	_	1	μΑ		

DC Electrical Characteristics Over the Operating and Temperature and Supply Voltage Range

					70P269/ Ind'l	259/249 Only		
				65	ns	90	ns	
Symbol	Parameter	Test Condition (1)	VDD	Тур.	Max.	Тур.	Max.	Unit
			1.8V	25	40	15	25	
IDD	Dynamic Operating Current	VDD = MAX, IOUT = 0mA	2.5V	39	55	28	40	
			3.0V	49	70	42	60	mA
	$\overline{\text{CS}}_{R}$ and $\overline{\text{CS}}_{L} > V_{DDIO} - 0.2V$,		1.8V	2	6	2	6	
ISB1	Standby Current (Both Ports Inactive)	MSELL and MSELR $\leq 0.2V$ or $> V_{DDIO} - 0.2V$,	2.5V	6	8	6	8	
	,	$f = \overline{f}MAX$	3.0V	7	10	7	10	μΑ
			1.8V	8.5	18	8.5	14	
ISB2	Standby Current (One Port Active, One Port Inactive)	$\overline{\text{CS}}_{R}$ or $\overline{\text{CS}}_{L} \geq V_{DDIO} - 0.2V$, $f = f_{MAX}$	2.5V	21	30	18	25	
	,		3.0V	28	40	25	35	mA
	Full Standby Current (Both	$\overline{\text{CS}}_{\text{R}}$ and $\overline{\text{CS}}_{\text{L}} \geq \text{V}_{\text{DDIO}} - 0.2\text{V}$,	1.8V	2	6	2	6	
ISB3	Ports Inactive - CMOS Level	MSELL and MSELR $\leq 0.2V$ or $\geq VDDIO - 0.2V$,	2.5V	4	6	4	6	
	Inputs)	f = 0	3.0V	6	8	6	8	μΑ
	Standby Current (One Bort		1.8V	8.5	18	8.5	14	
ISB4	Standby Current (One Port Active, One Port Inactive -	$\overline{\text{CS}}_{\text{L}}$ or $\overline{\text{CS}}_{\text{R}} \geq \text{VDDIO} - 0.2\text{V}$, $f = \text{fMAX}$	2.5V	21	30	18	25	
	CMOS Level Inputs)		3.0V	28	40	25	35	mA

NOTE:


7146 tbl 09

1. fmax = 1/trc = All inputs cycling at f = 1/trc (except output enable). f=0 means no address or control lines change. This applied only to inputs at CMOS level standby IsB3.

AC Test Conditions

Input Pulse Levels	GND to 3.0V/GND to 2.5V/GND to 1.8V				
Input Rise/Fall Times	3ns Max.				
Input Timing Reference Levels	1.5V/1.25V/0.9V				
Output Reference Levels	1.5V/1.25V/0.9V				
Output Load	Figure 1				

7146 tbl 10




R1 1022Ω 13500Ω R2 729Ω 10800Ω 7146 lbl 11

3.0V/2.5V

1.8V

Figure 1. AC Output Test Load (5pF for tLz, tHz, twz, tow)

Timing of Power-Up Power-Down



7146 drw 04

AC Electrical Characteristics Over the Operating Temperature and Supply Volta


Oper	ating Temperature and	Supp	ly Vol	tage F	<u>Range</u>	(1)	
	70P269/259/249						
		65	ns	90	90 ns		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
ADM Poi	t Read Cycle ⁽²⁾						
trc	Read Cycle Time	65		90	_	ns	
tacc1	Random Access ADV Low to Data Valid	_	65		90	ns	
tACC2	Random Access Address to Data Valid		65		90	ns	
tacc3	Random Access $\overline{\text{CS}}$ to Data Valid		65		90	ns	
tavda	Random Access ADV High to Data Valid		35		50	ns	
tavd	ADV Low Pulse	15		20	_	ns	
tavds	Address Set-up to \overline{ADV} Rising Edge	15		20	—	ns	
tavdh	Address Hold from $\overline{\text{ADV}}$ Rising Edge	3		5		ns	
tcss	CS Set-up to ADV Rising Edge	7		10	_	ns	
toe	OE Low to Data Valid		35		50	ns	
tlzoe(3)	OE Low to I/O Low-Z	3		5	_	ns	
thzoe ⁽³⁾	OE High to I/O High-Z		15		25	ns	
tHZCS ⁽³⁾	CS High to I/O High-Z	_	15	_	25	ns	
tdbe	UB/LB Low to I/O Valid	_	35	_	50	ns	
tlzbe(3)	UB/LB Low to I/O Low-Z	3	_	5	_	ns	
thzbe ⁽³⁾	UB/LB High to I/O High-Z	_	15	_	25	ns	
tavoe	ADV High to OE Low	0		0	_	ns	
tpu	Chip Enable to Power Up Time	0	_	0	_	ns	
tpD	Chip Disable to Power Down Time	_	65	_	90	ns	
Standard	Port Read Cycle (4)						
trc	Read Cycle Time	40		60	_	ns	
taa	Address to Data Valid		40		60	ns	
tона	Output Hold from Address Change	5		5	—	ns	
tacs	CS to Data Valid		40		60	ns	
tdoe	OE Low to Data Valid		25	_	35	ns	
tlzoe(3)	OE Low to Data Low-Z	5		5	_	ns	
thzoe ⁽³⁾	OE High to Data High-Z		10	_	30	ns	
tLZCS ⁽³⁾	CS Low to Data Low-Z	5		5		ns	
tHZCS ⁽³⁾	CS Low to Data High-Z		10		30	ns	
tlzbe(3)	UB/LB Low to Data Low-Z	5	_	5	_	ns	
thzbe ⁽³⁾	UB/LB High to Data High-Z		10		30	ns	
tabe	UB/LB Access Time	_	40	_	60	ns	

NOTES:


1. VDD = 1.8V

- 2. ADM port timing applies to the left or right port when configured to ADM mode.
- This parameter is guaranteed by design and is not tested.
 Standard SRAM port timing applies to the left or right port when configured to standard SRAM mode.

ADM Port Read Cycle (Either Port Access, WE High)



Standard Port Read Cycle (Right Port Access, WE High)



7146 drw 06

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾

	70P269/259/249						
		65	ns	90			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
ADM Por	t Write Cycle ⁽²⁾	•		•	•		
twc	Write Cycle Time	65		90	_	ns	
tscs	CS Low to Write End	65		90		ns	
tavd	ADV Low Pulse	15		20	_	ns	
tavds	Address Set-up to \overline{ADV} Rising Edge	15		20	_	ns	
tavdh	Address Hold from $\overline{\text{ADV}}$ Rising Edge	3		5	_	ns	
tcss	CS Set-up to ADV Rising Edge	7		10	_	ns	
twrl	WE Pulse Width	28		45	_	ns	
tвw	UB/LB Low to Write End	28		45	_	ns	
tsd	Data Set-up to Write End	20		30	_	ns	
tHD	Data Hold from Write End	0		0	_	ns	
tlzwe ⁽³⁾	WE High to I/O Low-Z	0		0	_	ns	
tavwe	ADV High to WE Low	0		0		ns	
twodr	Write End to ODR Valid	_	40		60	ns	
Standard	Port Write Cycle ⁽⁴⁾						
twc	Write Cycle Time	40		60	—	ns	
tscs	CS Low to Write End	30		50	—	ns	
taw	Address Valid to Write End	30		50	—	ns	
tна	Address Hold to Write End	0		0		ns	
tsa	Address Set-up to Write Start	0		0	—	ns	
twrl	Write Pulse Width	25		45	—	ns	
tsd	Data Set-up to Write End	20		30	_	ns	
thd	Data Hold from Write End	0		0		ns	
tHZWE ⁽³⁾	WE Low to Data High-Z	_	15		25	ns	
tlzwe ⁽³⁾	WE High to Data Low-Z	0		0		ns	
twodr	Write End to ODR Valid	_	40		60	ns	


NOTES: 1. VDD = 1.8V

^{2.} ADM port timing applies to the left or right port when configured to ADM mode.


^{3.} This parameter is guaranteed by design and is not tested.

^{4.} Standard SRAM port timing applies to the left or right port when configured to standard SRAM mode.


ADM Port Write Cycle (Either Port Access, WE Controlled, OE High)




ADM Port Write Cycle (Either Port Access, **CS** Controlled, **OE** High)



Standard Port Write Cycle (Either Port Access, **WE** Controlled)



Standard Port Write Cycle (Either Port Access, **CS** Controlled)



AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾


	, , , , , , , , , , , , , , , , , , ,	- -				
		ns				
Symbol	Parameter	Min.	Max.	Min.	Max	Unit
Arbitratio	on Timing					
tBLA	BUSY Low from Address Match	_	30	_	50	ns
tвна	BUSY High from Address Match	_	30	_	50	ns
tBLC	BUSY Low from CS Low	_	30	_	50	ns
tвнс	BUSY High from CS High	_	30		50	ns
tps ⁽²⁾	Port Set-up Priority	5		5	_	ns
tBDD	BUSY High to Data Valid	_	30	_	50	ns
twdd	Write Pulse to Data Delay	_	55	_	85	ns
todo	Write Data Valid to Read Data Valid		45		70	ns

NOTES:

1. VDD = 1.8V.

2. Add 2 ns to this parameter if VDD and VDDIOR are <1.8V, and VDDIOL is >2.5V at temperature $<0^{\circ}C$.


Arbitration Timing




Arbitration Timing

(Address Controlled with Port A ADM and Port B STD Configuration)

Port A Address Valid First




Port B Address Valid First




OCTOBER 16, 2008

Arbitration Timing

(Address Controlled with Port A ADM and Port B ADM Configuration)



Read with BUSY Timing



NOTES:

- 1. twoo is measured from the time WE goes low on Port A to the beginning of valid data on Port B whether the ports are in ADM or Standard mode.
- 2. topo is measured from the end of valid address on Port A to the beginning of valid data on Port B whether the ports are in ADM or Standard mode.
- 3. tbdd is measured from the time BUSY goes high on Port B to the beginning of valid data on Port B whether the ports are in ADM or Standard mode.

AC Electrical Characteristics Over the


Operating Temperature and Supply Voltage Range⁽¹⁾

		65	ns	90						
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit				
Interrupt Timing										
tins	INT Set Time	_	35	_	55	ns				
tinr	INT Reset Time	_	35		55	ns				


NOTE: 1. VDD = 1.8V

Interrupt Timing

Left Port Writes to Right Mailbox Setting INT_R



Right Port Reads Right Mailbox Clearing $\overline{\text{INT}}_{\text{R}}$



Truth Table III — Interrupt Flag⁽¹⁾

		Left Port			Right Port					
WE	cs	<u>ŌĒ</u> L	A13L-A0L	ΪΝΤι	WE	cs	OE R	A13R-A0R	ĪNTR	Function
L	L	Х	3FFF ⁽²⁾	Х	Х	Х	Х	Х	L	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	3FFF ⁽²⁾	Н	Reset Right INTR Flag
Х	Х	Х	Х	L	L	L	Х	3FFE ⁽³⁾	Х	Set Left INTL Flag
Х	L	L	3FFE ⁽³⁾	Н	Х	Х	Х	Х	Х	Reset Left INTL Flag

NOTES:

7146 tbl 16

- 1. Assumes $\overline{BUSY}_L = \overline{BUSY}_R = V_{IH}$.
- 2. 3FFF for 70P269, 1FFF for 70P259, FFF for 70P249.
- 3. 3FFE for 70P269, 1FFE for 70P259, FFE for 70P249.

Truth Table IV —

Address BUSY Arbitration

	In	puts	Out	puts	
<u></u> C S∟	Շ S̄R	Address Match Left/Right Port	BUSYL	BUSYR	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(1)	(1)	Write Inhibit ⁽²⁾

7146 tbl 17

NOTES:

- 1. L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If trs is not met, either BUSYL or BUSYL and BUSYL and BUSYL outputs cannot be LOW simultaneously.
- 2. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

Truth Table V — Input Read Register Operation(3)

	. 0.10 .	<u> </u>					0.0.0		
SFEN	<u>cs</u>	WE	ŌĒ	ŪB	ĪΒ	ADDR	I/O ₀ -I/O ₁	I/O2-I/O15	Mode
Н	L	Н	L	L ⁽¹⁾	L ⁽¹⁾	x0000 - Max	VALID ⁽¹⁾	VALID ⁽¹⁾	Standard Memory Access
L	L	Н	L	Х	L	x0000	VALID ⁽²⁾	VALID ⁽⁴⁾	IRR Read ⁽³⁾

NOTES:

7146 tbl 18

- 1. \overline{UB} or \overline{LB} = Vil. If \overline{LB} = Vil, then I/O₀ I/O₇ are VALID. If \overline{UB} = Vil, then I/O₈ I/O₁₅ are VALID.
- 2. \overline{LB} must be active (\overline{LB} = V_{IL}) for these bits to be valid.
- 3. $\overline{\text{SFEN}} = \text{VIL}$ to activate IRR reads.
- 4. Valid data bits from memory.

<u>Truth Table VI — Output Drive Register Operation⁽⁵⁾</u>

SFEN	CE	R/W	ŌĒ	ŪB	ĪΒ	ADDR	I/O ₀ -I/O ₄	I/O5-I/O15	Mode
Н	L	Н	X ⁽¹⁾	L ⁽²⁾	L ⁽²⁾	x0000 - Max	VALID ⁽²⁾	VALID ⁽²⁾	Standard Memory Access
L	L	L	Х	Х	L	x0001	VALID ⁽³⁾	VALID ⁽⁴⁾	ODR Write ^(4,5)
L	L	Н	L	Х	L	x0001	VALID ⁽³⁾	VALID ⁽⁶⁾	ODR Read ⁽⁵⁾

7146 tbl 19

NOTES:

- 1. Output enable must be low (OE = Vil) during reads for valid data to be output.
- 2. \overline{UB} or \overline{LB} = V_{IL}. If \overline{LB} = V_{IL}, then I/O₀ I/O₇ are VALID. If \overline{UB} = V_{IL}, then I/O₈ I/O₁₅ are VALID.
- 3. \overline{LB} must be active ($\overline{LB} = V_{IL}$) for these bits to be valid.
- 4. During ODR writes data will also be written to the memory.
- 5. SFEN = VIL to activate ODR reads and writes.
- 6. Valid data bits from memory.

Functional Description

The IDT70P269/259/249 are low-power CMOS 16K/8K/4K x 16 dual-port static RAMs. The two ports support user configurable standard SRAM or time-multiplexed address and data (ADM) interfaces. The two ports provide separate control, address, and I/O pins that permit independent, asynchronous read and write access to any memory location. The IDT70P269/259/249 has an automatic power-down feature controlled by $\overline{\text{CS}}$. The $\overline{\text{CS}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CS}}$ HIGH).

Power Supply

The core voltage (V_{DD}) can be 1.8V, 2.5V or 3.0V, as long as it is lower than or equal to the I/O voltage. Each port can operate on independent I/O voltages. This is determined by what is connected to the V_{DDIOL} and V_{DDIOR} pins. The supported I/O standards are 1.8V/2.5V LVCMOS and 3.0V LVTTL.

The IDT70P269/259/249 includes power supply isolation functionality which aids system power management. VDD, VDDIOR and VDDIOL can all be independently powered up/down which allows either port and/or the core to be powered down when not in use. If VDDIOX is powered down, but VDD remains powered up all inputs to the core will be forced to deasserted states at full swing DC values to minimize leakage current and active power consumption. If VDD is powered down but VDDIOX remain powered up, all outputs for the port(s) in question will remain in the state they were in prior to power down.

ADM Interface Read/Write Operation

The description of this section is applicable to either port when configured in $\mbox{\rm ADM}\,\mbox{\rm mode}.$

Three control signals, \overline{ADV} , \overline{WE} , and \overline{CS} are used to perform the read/write operation. Address signals are first applied to the I/O bus along with \overline{CS} LOW. The addresses are loaded from the I/O bus in response to the rising edge of the Address Latch Enable (\overline{ADV}) signal. It is necessary to meet the set-up (tavbs) and hold (tavbh) times given in the AC specifications with valid address information in order to properly latch the addresses.

Once the address signals are latched in, a read operation is issued when \overline{WE} stays HIGH. The I/O bus becomes HIGH-Z once the address signals meeting tayoh. The read data is driven on the I/O bus toe after the \overline{OE} is asserted LOW, and held until throe or thrzcs after the rising edge of \overline{OE} or \overline{CS} , whichever comes first.

A write operation is issued when \overline{WE} is asserted LOW. The write data is applied to the I/O bus right after address meets the hold time (tand). And write data is written with the rising edge of either \overline{WE} or \overline{CS} , whichever comes first, and meets data set-up (tsd) and hold (thd) times.

A write operation is issued when \overline{WE} is asserted LOW. The write data is applied to the I/O bus right after address meets the hold time (tavdh). And write data is written with the rising edge of either \overline{WE} or \overline{CS} , whichever comes first, and meets data set-up (tsp) and hold (thd) times.

Standard SRAM Interface Read/ Write Operation

The description of this section is applicable to either port when configured to operate in Standard SRAM mode. Read/write operation with standard SRAM interface configuration is the same as the ADM port except addresses are presented on the address bus. Operation is controlled by $\overline{\text{CS}}$, $\overline{\text{OE}}$ and $\overline{\text{WE}}$. A read operation is issued when WE is asserted HIGH. A write operation is issued when $\overline{\text{WE}}$ is asserted LOW. The I/O bus is the destination for read data and the source data for write data when the read operation is issued. However, write data needs to be driven to the I/O when the write operation is issued.

Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{\text{INTL}}$) is asserted when the right port writes to memory location 3FFE (HEX) (1FFE for IDT70P259 and FFE for IDT70P249), where a write is defined as the $\overline{\text{CS}}=\overline{\text{WE}}=\text{VIL}$ per Truth Table III. The left port clears the interrupt by accessing address location 3FFE when $\overline{\text{CS}}_R=\overline{\text{OE}}_R=\text{VIL}$, $\overline{\text{WE}}$ is a "don't care". Likewise, the right port interrupt flag ($\overline{\text{INTR}}$) is asserted when the left port writes to memory location 3FFF (HEX) (1FFF for IDT70P259 and FFF for IDT70P249) and to clear the interrupt flag ($\overline{\text{INTR}}$), the right port must read the memory location 3FFF. The message (16 bits) at 3FFE or 3FFF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 3FFE and 3FFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table III for the interrupt operation.

Busy Logic

Busy Logic provides a hardware indication that both ports of the SRAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the SRAM is "busy". The $\overline{\text{BUSY}}$ pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a $\overline{\text{BUSY}}$ indication, the write signal is gated internally to prevent the write from proceeding.

The use of BUSY logic is not required or desirable for all applications. In some cases it may be useful to logically OR the BUSY outputs together and use any BUSY indication as an interrupt source to flag the event of an illegal or illogical operation.


Input Read Register

The Input Read Register (IRR) of the IDT70P269/259/249 captures the status of two external binary input devices connected to the Input Read pins (e.g. DIP switches). The contents of the IRR are read as a standard memory access to address x0000 from either port and the data is output via the standard I/Os (Truth Table V). During Input Register reads I/Oo - I/O1 are valid bits and I/O2 - I/O15 are read from the memory. Writes to address x0000 are normal memory operation. When $\overline{\text{SFEN}} = \text{V}_{\text{IH}}$, the IRR is inactive and address x0000 can be used as part of the main memory. The IRR inputs will be 1.8V/2.5V LVCMOS or 3.0V LVTTL, depending on the core voltage supply. Refer to Truth Table V for Input Read Register operation.

Output Drive Register

The Output Drive Register (ODR) of the IDT70P269/259/249 determines the state of up to five external binary-state devices by providing a path to Vss for the external circuit. The five external devices supported by the ODR can operate at different voltages (1.5V \leq Vsupply \leq 3.5V), but the combined current of the devices must not exceed 40 mA (8mA IMAX for each external device). The status of the ODR bits is set using standard write accesses from either port to address x0001with a "1" corresponding to "on" and a "0" corresponding to "off". The status of the ODR bits can also be read (without changing the status of the bits) via a standard read to address x0001. When $\overline{SFEN} = V_{IL}$, the ODR is active and address x0001 is not available for standard memory operations. When $\overline{SFEN} = V_{IH}$, the ODR is inactive and address x0001 can be used as part of the main memory. During reads and writes to the ODR I/O0 - I/O4 are valid bits and I/O5 - I/O15 will not affect the ODR function but they will read from or write to the memory. Refer to Truth Table VI for Output Drive Register operation.

Ordering Information



Datasheet Document History

10/16/08: Initial Datasheet

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/