


Features

- ◆ True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- ◆ High-speed access
  - Commercial: 15/17/20/25/35/55ns (max.)
  - Industrial: 20ns (max.)
  - Military: 20/25/35/55/70ns (max.)
- ◆ Low-power operation
  - IDT7024S  
Active: 750mW (typ.)  
Standby: 5mW (typ.)
  - IDT7024L  
Active: 750mW (typ.)  
Standby: 1mW (typ.)
- ◆ Separate upper-byte and lower-byte control for multiplexed bus compatibility

- ◆ IDT7024 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device
- ◆  $M/\bar{S} = H$  for  $\overline{BUSY}$  output flag on Master  
 $M/\bar{S} = L$  for  $\overline{BUSY}$  input on Slave
- ◆ Interrupt Flag
- ◆ On-chip port arbitration logic
- ◆ Full on-chip hardware support of semaphore signaling between ports
- ◆ Fully asynchronous operation from either port
- ◆ Battery backup operation—2V data retention
- ◆ TTL-compatible, single 5V ( $\pm 10\%$ ) power supply
- ◆ Available in 84-pin PGA, Flatpack, PLCC, and 100-pin Thin Quad Flatpack
- ◆ Industrial temperature range ( $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ) is available for selected speeds
- ◆ Green parts available, see ordering information

Functional Block Diagram



NOTES:

1. (MASTER):  $\overline{BUSY}$  is output; (SLAVE):  $\overline{BUSY}$  is input.
2.  $\overline{BUSY}$  outputs and  $\overline{INT}$  outputs are non-tri-stated push-pull.

2740 drw 01

## Description

The IDT7024 is a high-speed 4Kx 16 Dual-Port Static RAM. The IDT7024 is designed to be used as a stand-alone 64K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit or more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.



This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by chip enable ( $\overline{CE}$ ) permits the on-chip circuitry of each

port to enter a very low standby power mode.

Fabricated using CMOS high-performance technology, these devices typically operate on only 750mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of 500 $\mu$ W from a 2V battery.

The IDT7024 is packaged in a ceramic 84-pin PGA, an 84-pin Flatpack and PLCC, and a 100-pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-PRF-38535 QML, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


## Pin Configurations<sup>(1,2,3)</sup>



### NOTES:

1. All Vcc pins must be connected to the power supply.
2. All GND pins must be connected to the ground supply.
3. PLG84 package body is approximately 1.15 in x 1.15 in x .17 in.  
FP84 package body is approximately 1.17 in x 1.17 in x .11 in.
4. This package code is used to reference the package diagram.


Pin Configurations<sup>(1,2,3)</sup> (con't.)



2740 drw 03

NOTES:

1. All Vcc pins must be connected to the power supply.
2. All GND pins must be connected to the ground supply.
3. PNG100 package body is approximately 14mm x 14mm x 1.4mm.
4. This package code is used to reference the package diagram.



2740 drw 04

NOTES:

1. All Vcc pins must be connected to the power supply.
2. All GND pins must be connected to the ground supply.
3. GUB4 package body is approximately 1.12 in x 1.12 in x .16 in.
4. This package code is used to reference the package diagram.
5. This text does not indicate orientation of the actual part-marking.

Pin Names

Left Port	Right Port	Names
CEL	CEr	Chip Enable
R/WL	R/Wr	Read/Write Enable
OEL	OEr	Output Enable
A0L - A11L	A0R - A11R	Address
I/O0L - I/O15L	I/O0R - I/O15R	Data Input/Output
SEML	SEMr	Semaphore Enable
UBL	UBr	Upper Byte Select
LBL	LB r	Lower Byte Select
INTL	INTR	Interrupt Flag
BUSYL	BUSYr	Busy Flag
M/S		Master or Slave Select
Vcc		Power
GND		Ground

2740 tbl 01

Maximum Operating Temperature and Supply Voltage<sup>(1)</sup>

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%
Industrial	-40°C to +85°C	0V	5.0V ± 10%

NOTE:

1. This is the parameter TA. This is the "instant on" case temperature.

2740 tbl 02

Truth Table I: Non-Contention Read/Write Control

Inputs <sup>(1)</sup>						Outputs		Mode
$\overline{CE}$	R/W	$\overline{OE}$	$\overline{UB}$	$\overline{LB}$	$\overline{SEM}$	I/O <sub>8-15</sub>	I/O <sub>0-7</sub>	
H	X	X	X	X	H	High-Z	High-Z	Deselected: Power-Down
X	X	X	H	H	H	High-Z	High-Z	Both Bytes Deselected
L	L	X	L	H	H	DATA <sub>IN</sub>	High-Z	Write to Upper Byte Only
L	L	X	H	L	H	High-Z	DATA <sub>IN</sub>	Write to Lower Byte Only
L	L	X	L	L	H	DATA <sub>IN</sub>	DATA <sub>IN</sub>	Write to Both Bytes
L	H	L	L	H	H	DATA <sub>OUT</sub>	High-Z	Read Upper Byte Only
L	H	L	H	L	H	High-Z	DATA <sub>OUT</sub>	Read Lower Byte Only
L	H	L	L	L	H	DATA <sub>OUT</sub>	DATA <sub>OUT</sub>	Read Both Bytes
X	X	H	X	X	X	High-Z	High-Z	Outputs Disabled

2740 tbl 03

NOTE:

1. A<sub>0L</sub> — A<sub>11L</sub> ≠ A<sub>0R</sub> — A<sub>11R</sub>

Truth Table II: Semaphore Read/Write Control<sup>(1)</sup>

Inputs <sup>(1)</sup>						Outputs		Mode
$\overline{CE}^{(2)}$	R/W	$\overline{OE}$	$\overline{UB}$	$\overline{LB}$	$\overline{SEM}$	I/O <sub>8-15</sub>	I/O <sub>0-7</sub>	
H	H	L	X	X	L	DATA <sub>OUT</sub>	DATA <sub>OUT</sub>	Read Semaphore Flag Data Out
X	H	L	H	H	L	DATA <sub>OUT</sub>	DATA <sub>OUT</sub>	Read Semaphore Flag Data Out
H	↑	X	X	X	L	DATA <sub>IN</sub>	DATA <sub>IN</sub>	Write I/O <sub>0</sub> into Semaphore Flag
X	↑	X	H	H	L	DATA <sub>IN</sub>	DATA <sub>IN</sub>	Write I/O <sub>0</sub> into Semaphore Flag
L	X	X	L	X	L	—	—	Not Allowed
L	X	X	X	L	L	—	—	Not Allowed

2740 tbl 04

NOTE:

1. There are eight semaphore flags written to via I/O<sub>0</sub> and read from all of the I/O's (I/O<sub>0</sub> - I/O<sub>15</sub>). These eight semaphores are addressed by A<sub>0</sub> - A<sub>2</sub>.

Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Commercial & Industrial	Military	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	-65 to +150	°C
I <sub>OUT</sub>	DC Output Current	50	50	mA

2740 tbl 05

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V<sub>TERM</sub> must not exceed V<sub>CC</sub> + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period over V<sub>TERM</sub> ≥ V<sub>CC</sub> + 10%.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	—	6.0 <sup>(2)</sup>	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

2740 tbl 06

NOTES:

1. V<sub>IL</sub> ≥ -1.5V for pulse width less than 10ns.
2. V<sub>TERM</sub> must not exceed V<sub>CC</sub> + 10%.

Capacitance (TA = +25°C, f = 1.0MHz)<sup>(1)</sup>

Symbol	Parameter	Conditions <sup>(2)</sup>	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
COU	Output Capacitance	VOUT = 3dV	10	pF

NOTES:

2740 tbl 07

1. This parameter are determined by device characterization, but is not production tested.
2. 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VCC = 5.0V ± 10%)

Symbol	Parameter	Test Conditions	7024S		7024L		Unit
			Min.	Max.	Min.	Max.	
I <sub>L</sub>	Input Leakage Current <sup>(1)</sup>	VCC = 5.5V, VIN = 0V to VCC	—	10	—	5	μA
I <sub>O</sub>	Output Leakage Current	$\overline{CE} = V_{IH}$ , VOUT = 0V to VCC	—	10	—	5	μA
VoL	Output Low Voltage	IoL = +4mA	—	0.4	—	0.4	V
VoH	Output High Voltage	IoH = -4mA	2.4	—	2.4	—	V

2740 tbl 08

NOTE:

1. At VCC ≤ 2.0V input leakages are undefined.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup> (VCC = 5.0V ± 10%)

Symbol	Parameter	Test Condition	Version	7024X15 Com'1 Only		7024X17 Com'1 Only		7024X20 Com'1, Ind & Military		7024X25 Com'1 & Military		Unit
				Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	
I <sub>CC</sub>	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$ , Outputs Disabled SEM = V <sub>IH</sub> f = f <sub>MAX</sub> <sup>(3)</sup>	COM'L S	170	310	170	310	160	290	155	265	mA
			L	170	260	170	260	160	240	155	220	
I <sub>SB1</sub>	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_R = \overline{CE}_L = V_{IH}$ SEMR = SEM <sub>L</sub> = V <sub>IH</sub> f = f <sub>MAX</sub> <sup>(3)</sup>	COM'L S	20	60	20	60	20	60	16	60	mA
			L	20	50	20	50	20	50	16	50	
I <sub>SB2</sub>	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}^A = V_{IL}$ and $\overline{CE}^B = V_{IH}$ <sup>(5)</sup> Active Port Outputs Disabled, f = f <sub>MAX</sub> <sup>(3)</sup> SEMR = SEM <sub>L</sub> = V <sub>IH</sub>	COM'L S	105	190	105	190	95	180	90	170	mA
			L	105	160	105	160	95	150	90	140	
I <sub>SB3</sub>	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports $\overline{CE}_L$ and $\overline{CE}_R \geq V_{CC} - 0.2V$ , VIN ≥ VCC - 0.2V or VIN < 0.2V, f = 0 <sup>(4)</sup> SEMR = SEM <sub>L</sub> ≥ VCC - 0.2V	COM'L S	1.0	15	1.0	15	1.0	15	1.0	15	mA
			L	0.2	5	0.2	5	0.2	5	0.2	5	
I <sub>SB4</sub>	Full Standby Current (One Port - CMOS Level Inputs)	$\overline{CE}^A \leq 0.2V$ and $\overline{CE}^B \geq V_{CC} - 0.2V$ <sup>(5)</sup> SEMR = SEM <sub>L</sub> ≥ VCC - 0.2V VIN ≥ VCC - 0.2V or VIN < 0.2V Active Port Outputs Disabled, f = f <sub>MAX</sub> <sup>(3)</sup>	COM'L S	100	170	100	170	90	155	85	145	mA
			L	100	140	100	140	90	130	85	120	
			MIL & IND S	—	—	—	—	1.0	30	1.0	30	
			L	—	—	—	—	0.2	10	0.2	10	
			MIL & IND S	—	—	—	—	90	225	85	200	
			L	—	—	—	—	90	200	85	170	

2740 tbl 09a

NOTES:

1. 'X' in part number indicates power rating (S or L)
2. VCC = 5V, TA = +25°C, and are not production tested. Icc DC = 120mA (TYP.)
3. At f = f<sub>MAX</sub>, address and I/O's are cycling at the maximum frequency read cycle of 1/trc, and using "AC Test Conditions" of input levels of GND to 3V.
4. f = 0 means no address or control lines change.
5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup> (con't.) (V<sub>CC</sub> = 5.0V ± 10%)

Symbol	Parameter	Test Condition	Version	7024X35 Com'l & Military		7024X55 Com'l, Ind & Military		7024X70 Military Only		Unit	
				Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.		
I <sub>CC</sub>	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$ , Outputs Disabled $SEM = V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L	S	150	250	150	250	—	—	mA
				L	150	210	150	210	—	—	
I <sub>SB1</sub>	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_R = \overline{CE}_L = V_{IH}$ $SEM_R = SEM_L = V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L	S	13	60	13	60	—	—	mA
				L	13	50	13	50	—	—	
I <sub>SB2</sub>	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}^{A*} = V_{IL}$ and $\overline{CE}^{B*} = V_{IH}^{(6)}$ Active Port Outputs Disabled, $f = f_{MAX}^{(3)}$ $SEM_R = SEM_L = V_{IH}$	COM'L	S	85	155	95	155	—	—	mA
				L	85	130	95	130	—	—	
I <sub>SB3</sub>	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports $\overline{CE}_L$ and $\overline{CE}_R \geq V_{CC} - 0.2V$ , $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} < 0.2V, f = 0^{(4)}$ $SEM_R = SEM_L \geq V_{CC} - 0.2V$	COM'L	S	1.0	15	1.0	15	—	—	mA
				L	0.2	5	0.2	5	—	—	
I <sub>SB4</sub>	Full Standby Current (One Port - CMOS Level Inputs)	$\overline{CE}^{A*} < 0.2V$ and $\overline{CE}^{B*} \geq V_{CC} - 0.2V^{(6)}$ $SEM_R = SEM_L \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} < 0.2V$ Active Port Outputs Disabled, $f = f_{MAX}^{(3)}$	COM'L	S	80	135	80	135	—	—	mA
				L	80	110	80	110	—	—	
			MIL & IND	S	85	190	95	190	80	190	
				L	85	160	95	160	80	160	
			MIL & IND	S	1.0	30	1.0	30	1.0	30	
				L	0.2	10	0.2	10	0.2	10	
			MIL & IND	S	80	175	80	175	75	175	
				L	80	150	80	150	75	150	

2740 tbl 09b

NOTES:

- 'X' in part number indicates power rating (S or L)
- V<sub>CC</sub> = 5V, T<sub>A</sub> = +25°C, and are not production tested.
- At f = f<sub>MAX</sub>, address and I/O's are cycling at the maximum frequency read cycle of 1/trc, and using "AC Test Conditions" of input levels of GND to 3V.
- f = 0 means no address or control lines change.
- Port "A" may be either left or right port. Port "B" is the opposite from port "A".

Data Retention Characteristics Over All Temperature Ranges (L Version Only) (V<sub>LC</sub> = 0.2V, V<sub>HC</sub> = V<sub>CC</sub> - 0.2V)<sup>(4)</sup>

Symbol	Parameter	Test Condition	Min.	Typ. <sup>(1)</sup>	Max.	Unit	
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention	V <sub>CC</sub> = 2V	2.0	—	—	V	
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE} \geq V_{HC}$	MIL. & IND.	—	100	4000	μA
		$V_{IN} \geq V_{HC}$ or $\leq V_{LC}$	COM'L.	—	100	1500	
t <sub>CDR</sub> <sup>(3)</sup>	Chip Deselect to Data Retention Time	$SEM \geq V_{HC}$	0	—	—	ns	
t <sub>R</sub> <sup>(3)</sup>	Operation Recovery Time		t <sub>RC</sub> <sup>(2)</sup>	—	—	ns	

2740 tbl 10

NOTES:

- T<sub>A</sub> = +25°C, V<sub>CC</sub> = 2V, and are by device characterization but are not production tested.
- t<sub>RC</sub> = Read Cycle Time
- This parameter is guaranteed but not tested.
- At V<sub>CC</sub> ≤ 2.0V, input leakages are not defined.

### Data Retention Waveform



2740 drw 05

### AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2

2740 tbl 11





Figure 1. AC Output Test Load



2740 drw 06

Figure 2. Output Test Load  
(for tLZ, tHZ, tWZ, tOW)  
\*Including scope and Jig

## AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(4)</sup>

Symbol	Parameter	7024X15 Com'l Only		7024X17 Com'l Only		7024X20 Com'l, Ind & Military		7024X25 Com'l & Military		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>										
t <sub>RC</sub>	Read Cycle Time	15	—	17	—	20	—	25	—	ns
t <sub>AA</sub>	Address Access Time	—	15	—	17	—	20	—	25	ns
t <sub>ACE</sub>	Chip Enable Access Time <sup>(6)</sup>	—	15	—	17	—	20	—	25	ns
t <sub>ABE</sub>	Byte Enable Access Time <sup>(6)</sup>	—	15	—	17	—	20	—	25	ns
t <sub>AOE</sub>	Output Enable Access Time	—	10	—	10	—	12	—	13	ns
t <sub>OH</sub>	Output Hold from Address Change	3	—	3	—	3	—	3	—	ns
t <sub>LZ</sub>	Output Low-Z Time <sup>(1,2)</sup>	3	—	3	—	3	—	3	—	ns
t <sub>HZ</sub>	Output High-Z Time <sup>(1,2)</sup>	—	10	—	10	—	12	—	15	ns
t <sub>PU</sub>	Chip Enable to Power Up Time <sup>(1,2)</sup>	0	—	0	—	0	—	0	—	ns
t <sub>PD</sub>	Chip Disable to Power Down Time <sup>(1,2)</sup>	—	15	—	17	—	20	—	25	ns
t <sub>SOP</sub>	Semaphore Flag Update Pulse ( $\overline{OE}$ or $\overline{SEM}$ )	10	—	10	—	10	—	10	—	ns
t <sub>SAA</sub>	Semaphore Address Access <sup>(6)</sup>	—	15	—	17	—	20	—	25	ns

2740 tbl 12a

Symbol	Parameter	7024X35 Com'l & Military		7024X55 Com'l, Ind & Military		7024X70 Military Only		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>								
t <sub>RC</sub>	Read Cycle Time	35	—	55	—	70	—	ns
t <sub>AA</sub>	Address Access Time	—	35	—	55	—	70	ns
t <sub>ACE</sub>	Chip Enable Access Time <sup>(6)</sup>	—	35	—	55	—	70	ns
t <sub>ABE</sub>	Byte Enable Access Time <sup>(6)</sup>	—	35	—	55	—	70	ns
t <sub>AOE</sub>	Output Enable Access Time	—	20	—	30	—	35	ns
t <sub>OH</sub>	Output Hold from Address Change	3	—	3	—	3	—	ns
t <sub>LZ</sub>	Output Low-Z Time <sup>(1,2)</sup>	3	—	3	—	3	—	ns
t <sub>HZ</sub>	Output High-Z Time <sup>(1,2)</sup>	—	15	—	25	—	30	ns
t <sub>PU</sub>	Chip Enable to Power Up Time <sup>(1,2)</sup>	0	—	0	—	0	—	ns
t <sub>PD</sub>	Chip Disable to Power Down Time <sup>(1,2)</sup>	—	35	—	50	—	50	ns
t <sub>SOP</sub>	Semaphore Flag Update Pulse ( $\overline{OE}$ or $\overline{SEM}$ )	15	—	15	—	15	—	ns
t <sub>SAA</sub>	Semaphore Address Access <sup>(6)</sup>	—	35	—	55	—	70	ns

2740 tbl 12b

**NOTES:**

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM,  $\overline{CE} = V_{IL}$ ,  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ , and  $\overline{SEM} = V_{IH}$ . To access semaphore,  $\overline{CE} = V_{IH}$  or  $\overline{UB}$  &  $\overline{LB} = V_{IH}$ , and  $\overline{SEM} = V_{IL}$ .
4. 'X' in part number indicates power rating (S or L).



### Waveform of Read Cycles<sup>(5)</sup>




2740 drw 07

**NOTES:**

1. Timing depends on which signal is asserted last,  $\overline{CE}$ ,  $\overline{OE}$ ,  $\overline{LB}$ , or  $\overline{UB}$ .
2. Timing depends on which signal is de-asserted first,  $\overline{CE}$ ,  $\overline{OE}$ ,  $\overline{LB}$ , or  $\overline{UB}$ .
3.  $t_{BDD}$  delay is required only in cases where opposite port is completing a write operation to the same address location. For simultaneous read operations  $\overline{BUSY}$  has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last  $t_{ABE}$ ,  $t_{AOE}$ ,  $t_{ACE}$ ,  $t_{AA}$  or  $t_{BDD}$ .
5.  $\overline{SEM} = V_{IH}$ .

### Timing of Power-Up Power-Down



2740 drw 08

## AC Electrical Characteristics Over the Operating Temperature and Supply Voltage<sup>(5)</sup>

Symbol	Parameter	7024X15 Com'l Only		7024X17 Com'l Only		7024X20 Com'l, Ind & Military		7024X25 Com'l & Military		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>WRITE CYCLE</b>										
t <sub>WC</sub>	Write Cycle Time	15	—	17	—	20	—	25	—	ns
t <sub>EW</sub>	Chip Enable to End-of-Write <sup>(3)</sup>	12	—	12	—	15	—	20	—	ns
t <sub>AV</sub>	Address Valid to End-of-Write	12	—	12	—	15	—	20	—	ns
t <sub>AS</sub>	Address Set-up Time <sup>(3)</sup>	0	—	0	—	0	—	0	—	ns
t <sub>WP</sub>	Write Pulse Width	12	—	12	—	15	—	20	—	ns
t <sub>WR</sub>	Write Recovery Time	0	—	0	—	0	—	0	—	ns
t <sub>DV</sub>	Data Valid to End-of-Write	10	—	10	—	15	—	15	—	ns
t <sub>HZ</sub>	Output High-Z Time <sup>(1,2)</sup>	—	10	—	10	—	12	—	15	ns
t <sub>DH</sub>	Data Hold Time <sup>(4)</sup>	0	—	0	—	0	—	0	—	ns
t <sub>WZ</sub>	Write Enable to Output in High-Z <sup>(1,2)</sup>	—	10	—	10	—	12	—	15	ns
t <sub>OW</sub>	Output Active from End-of-Write <sup>(1,2,4)</sup>	0	—	0	—	0	—	0	—	ns
t <sub>SWRD</sub>	$\overline{\text{SEM}}$ Flag Write to Read Time	5	—	5	—	5	—	5	—	ns
t <sub>SPS</sub>	$\overline{\text{SEM}}$ Flag Contention Window	5	—	5	—	5	—	5	—	ns

2740 tbl 13a


Symbol	Parameter	7024X35 Com'l & Military		7024X55 Com'l, Ind & Military		7024X70 Military Only		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>WRITE CYCLE</b>								
t <sub>WC</sub>	Write Cycle Time	35	—	55	—	70	—	ns
t <sub>EW</sub>	Chip Enable to End-of-Write <sup>(3)</sup>	30	—	45	—	50	—	ns
t <sub>AV</sub>	Address Valid to End-of-Write	30	—	45	—	50	—	ns
t <sub>AS</sub>	Address Set-up Time <sup>(3)</sup>	0	—	0	—	0	—	ns
t <sub>WP</sub>	Write Pulse Width	25	—	40	—	50	—	ns
t <sub>WR</sub>	Write Recovery Time	0	—	0	—	0	—	ns
t <sub>DV</sub>	Data Valid to End-of-Write	15	—	30	—	40	—	ns
t <sub>HZ</sub>	Output High-Z Time <sup>(1,2)</sup>	—	15	—	25	—	30	ns
t <sub>DH</sub>	Data Hold Time <sup>(4)</sup>	0	—	0	—	0	—	ns
t <sub>WZ</sub>	Write Enable to Output in High-Z <sup>(1,2)</sup>	—	15	—	25	—	30	ns
t <sub>OW</sub>	Output Active from End-of-Write <sup>(1,2,4)</sup>	0	—	0	—	0	—	ns
t <sub>SWRD</sub>	$\overline{\text{SEM}}$ Flag Write to Read Time	5	—	5	—	5	—	ns
t <sub>SPS</sub>	$\overline{\text{SEM}}$ Flag Contention Window	5	—	5	—	5	—	ns

2740 tbl 13b

### NOTES:


1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM,  $\overline{\text{CE}} = \text{V}_{\text{IL}}$ ,  $\overline{\text{UB}}$  or  $\overline{\text{LB}} = \text{V}_{\text{IL}}$ ,  $\overline{\text{SEM}} = \text{V}_{\text{IH}}$ . To access semaphore,  $\overline{\text{CE}} = \text{V}_{\text{IH}}$  or  $\overline{\text{UB}} \& \overline{\text{LB}} = \text{V}_{\text{IH}}$ , and  $\overline{\text{SEM}} = \text{V}_{\text{IL}}$ . Either condition must be valid for the entire t<sub>EW</sub> time.
4. The specification for t<sub>DH</sub> must be met by the device supplying write data to the RAM under all operating conditions. Although t<sub>DH</sub> and t<sub>OW</sub> values will vary over voltage and temperature, the actual t<sub>DH</sub> will always be smaller than the actual t<sub>OW</sub>.
5. 'X' in part number indicates power rating (S or L).

### Timing Waveform of Write Cycle No. 1, R/W Controlled Timing<sup>(1,5,8)</sup>



2740 drw 09

### Timing Waveform of Write Cycle No. 2, CE, UB, LB Controlled Timing<sup>(1,5)</sup>




2740 drw 10

**NOTES:**

1. R/W or CE or UB & LB = VIH during all address transitions.
2. A write occurs during the overlap (tEW or tWP) of a UB or LB = VIL and a CE = VIL and a R/W = VIL for memory array writing cycle.
3. tWR is measured from the earlier of CE or R/W (or SEM or R/W) going HIGH = VIH to the end-of-write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the CE or SEM LOW = VIL transition occurs simultaneously with or after the R/W = VIL transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal is asserted last, CE, R/W, UB, or LB.
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV steady state with the Output Test Load (Figure 2).
8. If OE = VIL during R/W controlled write cycle, the write pulse width must be the larger of tWP (for twz + tdw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tdw. If OE = VIH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tWP.
9. To access RAM, CE = VIL, UB or LB = VIL, and SEM = VIH. To access Semaphore, CE = VIH or UB & LB = VIH, and SEM = VIL. tEW must be met for either condition.

### Timing Waveform of Semaphore Read after Write Timing, Either Side<sup>(1)</sup>



2740 drw 11

**NOTES:**

1.  $\overline{CE} = V_{IH}$  or  $\overline{UB} \& \overline{LB} = V_{IH}$  for the duration of the above timing (both write and read cycle).
2. "DATAOUT VALID" represents all I/O's (I/O0-I/O15) equal to the semaphore value.

### Timing Waveform of Semaphore Write Contention<sup>(1,3,4)</sup>



2740 drw 12

**NOTES:**

1.  $D_{OR} = D_{OL} = V_{IL}$ ,  $\overline{CE}_R = \overline{CE}_L = V_{IH}$ , or both  $\overline{UB} \& \overline{LB} = V_{IH}$ , semaphore flag is released from both sides (reads as ones from both sides) at cycle start.
2. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
3. This parameter is measured from R/WA or SEMA going HIGH to R/WB or SEMB going HIGH.
4. If tSPS is not satisfied, there is no guarantee which side will obtain the semaphore flag.

## AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(6)</sup>

Symbol	Parameter	7024X15 Com'l Only		7024X17 Com'l Only		7024X20 Com'l, Ind & Military		7024X25 Com'l & Military		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>BUS<math>\bar{Y}</math> TIMING (<math>M/\bar{S} = V_{IH}</math>)</b>										
t <sub>BAA</sub>	BUS $\bar{Y}$ Access Time from Address Match	—	15	—	17	—	20	—	20	ns
t <sub>BDA</sub>	BUS $\bar{Y}$ Disable Time from Address Not Match	—	15	—	17	—	20	—	20	ns
t <sub>BAC</sub>	BUS $\bar{Y}$ Access Time from Chip Enable Low	—	15	—	17	—	20	—	20	ns
t <sub>BDC</sub>	BUS $\bar{Y}$ Disable Time from Chip Enable High	—	15	—	17	—	17	—	17	ns
t <sub>APS</sub>	Arbitration Priority Set-up Time <sup>(2)</sup>	5	—	5	—	5	—	5	—	ns
t <sub>BDD</sub>	BUS $\bar{Y}$ Disable to Valid Data <sup>(3)</sup>	—	18	—	18	—	30	—	30	ns
t <sub>WH</sub>	Write Hold After BUS $\bar{Y}$ <sup>(5)</sup>	12	—	13	—	15	—	17	—	ns
<b>BUS<math>\bar{Y}</math> INPUT TIMING (<math>M/\bar{S} = V_{IH}</math>)</b>										
t <sub>WB</sub>	BUS $\bar{Y}$ Input to Write <sup>(4)</sup>	0	—	0	—	0	—	0	—	ns
t <sub>WH</sub>	Write Hold After BUS $\bar{Y}$ <sup>(5)</sup>	12	—	13	—	15	—	17	—	ns
<b>PORT-TO-PORT DELAY TIMING</b>										
t <sub>WDD</sub>	Write Pulse to Data Delay <sup>(1)</sup>	—	30	—	30	—	45	—	50	ns
t <sub>DDD</sub>	Write Data Valid to Read Data Delay <sup>(1)</sup>	—	25	—	25	—	35	—	35	ns

2740 tbl 14a

Symbol	Parameter	7024X35 Com'l & Military		7024X55 Com'l, Ind & Military		7024X70 Military Only		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>BUS<math>\bar{Y}</math> TIMING (<math>M/\bar{S} = V_{IH}</math>)</b>								
t <sub>BAA</sub>	BUS $\bar{Y}$ Access Time from Address Match	—	20	—	45	—	45	ns
t <sub>BDA</sub>	BUS $\bar{Y}$ Disable Time from Address Not Match	—	20	—	40	—	40	ns
t <sub>BAC</sub>	BUS $\bar{Y}$ Access Time from Chip Enable Low	—	20	—	40	—	40	ns
t <sub>BDC</sub>	BUS $\bar{Y}$ Disable Time from Chip Enable High	—	20	—	35	—	35	ns
t <sub>APS</sub>	Arbitration Priority Set-up Time <sup>(2)</sup>	5	—	5	—	5	—	ns
t <sub>BDD</sub>	BUS $\bar{Y}$ Disable to Valid Data <sup>(3)</sup>	—	35	—	40	—	45	ns
t <sub>WH</sub>	Write Hold After BUS $\bar{Y}$ <sup>(5)</sup>	25	—	25	—	25	—	ns
<b>BUS<math>\bar{Y}</math> INPUT TIMING (<math>M/\bar{S} = V_{IH}</math>)</b>								
t <sub>WB</sub>	BUS $\bar{Y}$ Input to Write <sup>(4)</sup>	0	—	0	—	0	—	ns
t <sub>WH</sub>	Write Hold After BUS $\bar{Y}$ <sup>(5)</sup>	25	—	25	—	25	—	ns
<b>PORT-TO-PORT DELAY TIMING</b>								
t <sub>WDD</sub>	Write Pulse to Data Delay <sup>(1)</sup>	—	60	—	80	—	95	ns
t <sub>DDD</sub>	Write Data Valid to Read Data Delay <sup>(1)</sup>	—	45	—	65	—	80	ns

2740 tbl 14b

### NOTES:

- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write Port-to-Port Read and BUS $\bar{Y}$  ( $M/\bar{S} = V_{IH}$ )".
- To ensure that the earlier of the two ports wins.
- t<sub>BDD</sub> is a calculated parameter and is the greater of 0ns, t<sub>WDD</sub> - t<sub>WP</sub> (actual) or t<sub>DDD</sub> - t<sub>WR</sub> (actual).
- To ensure that the write cycle is inhibited on port 'B' during contention with port 'A'.
- To ensure that a write cycle is completed on port 'B' after contention with port 'A'.
- 'X' in part number indicates power rating (S or L).

### Timing Waveform of Write with Port-to-Port Read and **BUSY**<sup>(2,4,5)</sup> ( $M/\bar{S} = V_{IH}$ )




**NOTES:**

1. To ensure that the earlier of the two ports wins. tAPS is ignored for  $M/\bar{S} = V_{IL}$  (SLAVE).
2.  $\overline{CE}_L = \overline{CE}_R = V_{IL}$ .
3.  $\overline{OE} = V_{IL}$  for the reading port.
4. If  $M/\bar{S} = V_{IL}$  (slave) then  $\overline{BUSY}^A = V_{IL}$  and  $\overline{BUSY}^B = \text{don't care}$ , for this example.
5. All timing is the same for both left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

2740 drw 13

### Timing Waveform of Write with **BUSY**




2740 drw 14


**NOTES:**

1. tWH must be met for both  $\overline{BUSY}$  input (slave) and output (master).
2.  $\overline{BUSY}$  is asserted on port "B" Blocking  $R/\bar{W}^B$ , until  $\overline{BUSY}^B$  goes HIGH.
3. tWB is only for the 'Slave' Version.

Waveform of **BUSY** Arbitration Controlled by **CE** Timing<sup>(1)</sup> ( $M/\bar{S} = V_{IH}$ )



Waveform of **BUSY** Arbitration Cycle Controlled by Address Match Timing<sup>(1)</sup> ( $M/\bar{S} = V_{IH}$ )



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. If tAPS is not satisfied, the BUSY signal will be asserted on one side or another but there is no guarantee on which side BUSY will be asserted.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup>

Symbol	Parameter	7024X15 Com'l Only		7024X17 Com'l Only		7024X20 Com'l, Ind & Military		7024X25 Com'l & Military		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>INTERRUPT TIMING</b>										
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	ns
tNS	Interrupt Set Time	—	15	—	15	—	20	—	20	ns
tNR	Interrupt Reset Time	—	15	—	15	—	20	—	20	ns

2740 tbl 15a


Symbol	Parameter	7024X35 Com'l & Military		7024X55 Com'l, Ind & Military		7024X70 Military Only		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>INTERRUPT TIMING</b>								
tAS	Address Set-up Time	0	—	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tNS	Interrupt Set Time	—	25	—	40	—	50	ns
tNR	Interrupt Reset Time	—	25	—	40	—	50	ns

2740 tbl 15b


NOTES:

1. 'X' in part number indicates power rating (S or L).

### Waveform of Interrupt Timing<sup>(1)</sup>



2740 drw 17



2740 drw 18

**NOTES:**

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. See Interrupt Truth Table III.
3. Timing depends on which enable signal ( $\overline{CE}$  or  $R/\overline{W}$ ) is asserted last.
4. Timing depends on which enable signal ( $\overline{CE}$  or  $R/\overline{W}$ ) is de-asserted first.

### Truth Table III – Interrupt Flag<sup>(1,4)</sup>

Left Port					Right Port					Function
R/ $\overline{W}$ <sub>L</sub>	$\overline{CE}$ <sub>L</sub>	$\overline{OE}$ <sub>L</sub>	A <sub>11L-A<sub>0L</sub></sub>	$\overline{INT}$ <sub>L</sub>	R/ $\overline{W}$ <sub>R</sub>	$\overline{CE}$ <sub>R</sub>	$\overline{OE}$ <sub>R</sub>	A <sub>11R-A<sub>0R</sub></sub>	$\overline{INT}$ <sub>R</sub>	
L	L	X	FFF	X	X	X	X	X	L <sup>(2)</sup>	Set Right $\overline{INT}$ <sub>R</sub> Flag
X	X	X	X	X	X	L	L	FFF	H <sup>(3)</sup>	Reset Right $\overline{INT}$ <sub>R</sub> Flag
X	X	X	X	L <sup>(3)</sup>	L	L	X	FFE	X	Set Left $\overline{INT}$ <sub>L</sub> Flag
X	L	L	FFE	H <sup>(2)</sup>	X	X	X	X	X	Reset Left $\overline{INT}$ <sub>L</sub> Flag

2740 tbl 16

**NOTES:**

1. Assumes  $\overline{BUSY}_L = \overline{BUSY}_R = V_{IH}$ .
2. If  $\overline{BUSY}_L = V_{IL}$ , then no change.
3. If  $\overline{BUSY}_R = V_{IL}$ , then no change.
4.  $\overline{INT}_R$  and  $\overline{INT}_L$  must be initialized at power-up.



Truth Table IV —  
Address **BUSY** Arbitration

Inputs			Outputs		Function
$\overline{CE}_L$	$\overline{CE}_R$	A0L-A11L A0R-A11R	$\overline{BUSY}_L^{(1)}$	$\overline{BUSY}_R^{(1)}$	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

2740 tbl 17

## NOTES:

1. Pins  $\overline{BUSY}_L$  and  $\overline{BUSY}_R$  are both outputs when the part is configured as a master. Both are inputs when configured as a slave.  $\overline{BUSY}_x$  outputs on the IDT7024 are push pull, not open drain outputs. On slaves, the  $\overline{BUSY}$  asserted input internally inhibits write.
2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If  $t_{APS}$  is not met, either  $\overline{BUSY}_L$  or  $\overline{BUSY}_R = \text{LOW}$  will result.  $\overline{BUSY}_L$  and  $\overline{BUSY}_R$  outputs cannot be LOW simultaneously.
3. Writes to the left port are internally ignored when  $\overline{BUSY}_L$  outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when  $\overline{BUSY}_R$  outputs are driving LOW regardless of actual logic level on the pin.

Truth Table V — Example of Semaphore Procurement Sequence<sup>(1,2,3)</sup>

Functions	D0 - D15 Left	D0 - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

2740 tbl 18

## NOTES:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7024.
2. There are eight semaphore flags written to via I/O0 and read from all the I/O's. These eight semaphores are addressed by A0-A2.
3.  $\overline{CE} = V_{IH}$ ,  $\overline{SEM} = V_{IL}$ , to access the Semaphores. Refer to the Semaphore Read/Write Control Truth Table.

## Functional Description

The IDT7024 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7024 has an automatic power down feature controlled by  $\overline{CE}$ . The  $\overline{CE}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{CE} = V_{IH}$ ). When a port is enabled, access to the entire memory array is permitted.

## Interrupts

If the user chooses the interrupt function, a memory location (mail box

or message center) is assigned to each port. The left port interrupt flag ( $\overline{INT}_L$ ) is asserted when the right port writes to memory location FFE (HEX), where a write is defined as the  $\overline{CE} = R/\overline{W} = V_{IL}$  per the Truth Table III. The left port clears the interrupt by access address location FFE access when  $\overline{CE}_R = \overline{OE}_R = V_{IL}$ ,  $R/W$  is a "don't care". Likewise, the right port interrupt flag ( $\overline{INT}_R$ ) is asserted when the left port writes to memory location FFF (HEX) and to clear the interrupt flag ( $\overline{INT}_R$ ), the right port must access the memory location FFF. The message (16 bits) at FFE or FFF is user-defined, since it is an addressable SRAM location. If the interrupt function

is not used, address locations FFE and FFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table III for the interrupt operation.

## Busy Logic

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is “busy”. The  $\overline{\text{BUSY}}$  pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a  $\overline{\text{BUSY}}$  indication, the write signal is gated internally to prevent the write from proceeding.

The use of  $\overline{\text{BUSY}}$  logic is not required or desirable for all applications. In some cases it may be useful to logically OR the  $\overline{\text{BUSY}}$  outputs together and use any  $\overline{\text{BUSY}}$  indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of  $\overline{\text{BUSY}}$  logic is not desirable, the  $\overline{\text{BUSY}}$  logic can be disabled by placing the part in slave mode with the  $\overline{\text{M/S}}$  pin. Once in slave mode the  $\overline{\text{BUSY}}$  pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the  $\overline{\text{BUSY}}$  pins HIGH. If desired, unintended write operations can be prevented to a port by tying the  $\overline{\text{BUSY}}$  pin for that port LOW.

The  $\overline{\text{BUSY}}$  outputs on the IDT 7024 SRAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the  $\overline{\text{BUSY}}$  indication for the resulting array requires the use of an external AND gate.

## Width Expansion with $\overline{\text{BUSY}}$ Logic Master/Slave Arrays

When expanding an IDT 7024 RAM array in width while using  $\overline{\text{BUSY}}$  logic, one master part is used to decide which side of the RAM array will receive a  $\overline{\text{BUSY}}$  indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the  $\overline{\text{BUSY}}$  signal as a write inhibit signal. Thus on the IDT 7024 RAM the  $\overline{\text{BUSY}}$  pin is an output if the part is used as a master ( $\overline{\text{M/S}}$  pin =  $V_{IH}$ ), and the  $\overline{\text{BUSY}}$  pin is an input if the part used as a slave ( $\overline{\text{M/S}}$  pin =  $V_{IL}$ ) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating  $\overline{\text{BUSY}}$  on one side of the array and another master indicating  $\overline{\text{BUSY}}$  on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The  $\overline{\text{BUSY}}$  arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a  $\overline{\text{BUSY}}$  flag to be output from the master before the actual write pulse can be initiated with either the  $\overline{\text{R/W}}$  signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## Semaphores

The IDT 7024 is an extremely fast Dual-Port 4K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7024 RAMs.

used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by  $\overline{\text{CE}}$ , the Dual-Port RAM enable, and  $\overline{\text{SEM}}$ , the semaphore enable. The  $\overline{\text{CE}}$  and  $\overline{\text{SEM}}$  pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table I where  $\overline{\text{CE}}$  and  $\overline{\text{SEM}}$  =  $V_{IH}$ .

Systems which can best use the IDT 7024 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT 7024's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT 7024 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called “Token Passing Allocation.” In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading

it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7024 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a LOW input on the  $\overline{\text{SEM}}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{\text{OE}}$ , and R/W) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin D0 is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{\text{SEM}}$ ) and output enable ( $\overline{\text{OE}}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{\text{SEM}}$  or  $\overline{\text{OE}}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Truth Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## Using Semaphores—Some Examples

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7024's Dual-Port RAM. Say the 4K x 16 RAM was to be divided into two 2K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 2K of Dual-Port RAM, the processor on the left port could write and then read a zero into Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 2K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 2K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then


read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 2K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.


Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.



2740 drw 20

Figure 4. IDT7024 Semaphore Logic

## Ordering Information



**NOTE:**

- Industrial temperature range is available on selected PLCC packages in low power. For other speeds, packages and powers contact your sales office.
- Green parts available. For specific speeds, packages and powers contact your local sales office.

**LEAD FINISH (SnPb) parts are Obsolete excluding PGA & Flatpack. Product Discontinuation Notice - PDN# SP-17-02**  
 Note that information regarding recently obsoleted parts are included in this datasheet for customer convenience.

## Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
15	7024L15JG	PLG84	PLCC	C
	7024L15JG8	PLG84	PLCC	C
	7024L15PFG	PNG100	TQFP	C
	7024L15PFG8	PNG100	TQFP	C
17	7024L17G	GU84	PGA	C
20	7024L20FB	FP84	FPAK	M
	7024L20G	GU84	PGA	C
	7024L20GB	GU84	PGA	M
	7024L20JGI	PLG84	PLCC	I
	7024L20JGIB	PLG84	PLCC	I
	7024L20PFGI	PNG100	TQFP	I
	7024L20PFGIB	PNG100	TQFP	I
	7024L20G8	GU84	PGA	C
25	7024L25G	GU84	PGA	C
	7024L25GB	GU84	PGA	M
35	7024L35FB	FP84	FPAK	M
	7024L35G	GU84	PGA	C
	7024L35GB	GU84	PGA	M
55	7024L55G	GU84	PGA	C
	7024L55GB	GU84	PGA	M
70	7024L70GB	GU84	PGA	M

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
17	7024S17G	GU84	PGA	C
20	7024S20G	GU84	PGA	C
25	7024S25G	GU84	PGA	C
	7024S25GB	GU84	PGA	M
35	7024S35FB	FP84	FPAK	M
	7024S35G	GU84	PGA	C
	7024S35GB	GU84	PGA	M
55	7024S55FB	FP84	FPAK	M
	7024S55G	GU84	PGA	C
	7024S55GB	GU84	PGA	M
70	7024S70FB	FP84	FPAK	M
	7024S70GB	GU84	PGA	M

## Datasheet Document History

- 01/13/99: Initiated datasheet document history  
Converted to new format  
Cosmetic and typographical corrections  
Pages 2 and 3 Added additional notes to pin configurations
- 06/04/99: Changed drawing format  
Page 1 Corrected DSC number
- 04/04/00: Replaced IDT logo  
Page 6 Corrected typo in Data Retention chart  
Changed  $\pm 500\text{mV}$  to  $0\text{mV}$  in notes
- 05/19/00: Page 3 Clarified TA parameter  
Page 4 Increased storage temperature parameter  
Pages 5 and 6 DC Electrical parameters—changed wording from "open" to "disabled"
- 09/12/01: Page 2 & 3 Added date revision for pin configurations  
Page 5 Added Industrial temp to the column heading for 20ns to DC Electrical Characteristics  
Pages 8, 10, 13&15 Added Industrial temp to the column headings for 20ns to AC Electrical Characteristics  
Pages 3, 5, 6, 8, 10, 13&15 Removed Industrial temp note from all tables footnotes  
Page 21 Added Industrial to 20ns ordering information
- 07/25/05: Page 1 Added green availability to features  
Page 21 Added green indicator to ordering information  
Page 1 & 21 Replaced old IDT ® logo with the new IDT™ logo  
Page 21 Updated address and phone contact information
- 10/29/08: Page 21 Removed "IDT" from orderable part number
- 06/11/13: Page 21 Ordering Information. Added T&R
- 05/23/18: Product Discontinuation Notice - PDN# SP-17-02  
Last time buy expires June 15, 2018
- 12/05/19: Pages 1 & 21 Deleted obsolete Industrial 55ns speed grade and added Industrial 20ns speed grade  
Pages 2 & 3 Rotated PLG84 PLCC, FP84 Flatpack and PNG100 TQFP pin configurations to accurately reflect pin 1 orientation  
Page 21 Added Orderable Part Information tables
- 02/20/20: Pages 1 - 23 Rebranded as Renesas datasheet

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.