Schottky Power Rectifier, Switch Mode, 10 A, 35 V

MBRD1035CTL, NRVBD1035VCTL, SBRD81035CTL Series

The MBRD1035CTL employs the Schottky Barrier principle in a large area metal−to−silicon power diode. State of the art geometry features epitaxial construction with oxide passivation and metal overlay contact. Ideally suited for low voltage, high frequency switching power supplies, free wheeling diode and polarity protection diodes.

Features

- Highly Stable Oxide Passivated Junction
- Guardring for Stress Protection
- Matched Dual Die Construction − May be Paralleled for High Current Output
- High dv/dt Capability
- Short Heat Sink Tap Manufactured − Not Sheared
- Very Low Forward Voltage Drop
- Epoxy Meets UL 94 V−0 @ 0.125 in
- SBRD8 and NRVBD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q101 Qualified and PPAP Capable
- These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS Compliant

Mechanical Characteristics:

- Case: Epoxy, Molded
- Weight: 0.4 Gram (Approximately)
- Finish: All External Surfaces Corrosion Resistant and Terminal Leads are Readily Solderable
- Lead and Mounting Surface Temperature for Soldering Purposes: 260°C Max. for 10 Seconds
- ESD Rating:
  - Human Body Model = 3B (> 8 kV)
  - Machine Model = C (> 400 V)

ON Semiconductor®

www.onsemi.com

SCHOTTKY BARRIER RECTIFIER 10 AMPERES 35 VOLTS



DPAK
CASE 369C



MARKING DIAGRAM



A	= Assembly Location*
Y	= Year
WW	= Work Week
B1035CL	= Device Code
G	= Pb−Free Package

* The Assembly Location Code (A) is front side optional. In cases where the Assembly Location is stamped in the package bottom (molding ejecter pin), the front side assembly code may be blank.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Reverse Voltage Working Peak Reverse Voltage DC Blocking Voltage	V_{RRM} V_{RWM} V_R	35	V
Average Rectified Forward Current (T_C = 115°C) Per Leg Per Package	I_O	 5.0 10	A
Peak Repetitive Forward Current (Square Wave, Duty = 0.5, T_C = 115°C) Per Leg	I_{FRM}	 10	A
Non−Repetitive Peak Surge Current (Surge applied at rated load conditions, halfwave, single phase, 60 Hz) Per Package	I_{FSM}	 50	A
Storage / Operating Case Temperature	T_{stg}, T_c	−55 to +150	°C
Operating Junction Temperature (Note 1)	T_J	−55 to +150	°C
Voltage Rate of Change (Rated V_R, T_J = 25°C)	dv/dt	10,000	V/μs

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. The heat generated must be less than the thermal conductivity from Junction−to−Ambient: $dP_D/dT_J < 1/R_{\theta JA}$.

THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Resistance, Junction−to−Case Per Leg	$R_{\theta JC}$	 3.0	°C/W
Thermal Resistance, Junction−to−Ambient (Note 2) Per Leg	$R_{\theta JA}$	 137	°C/W

2. Rating applies when using minimum pad size, FR4 PC Board

ELECTRICAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Maximum Instantaneous Forward Voltage (Note 3) (See Figure 2) Per Leg (I_F = 5 Amps, T_J = 25°C) (I_F = 5 Amps, T_J = 100°C) (I_F = 10 Amps, T_J = 25°C) (I_F = 10 Amps, T_J = 100°C)	V_F	 0.47 0.41 0.56 0.55	V
Maximum Instantaneous Reverse Current (Note 3) (See Figure 4) Per Leg (V_R = 35 V, T_J = 25°C) (V_R = 35 V, T_J = 100°C) (V_R = 17.5 V, T_J = 25°C) (V_R = 17.5 V, T_J = 100°C)	I_R	 2.0 30 0.20 5.0	mA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: Pulse Width ≤ 250 μs, Duty Cycle ≤ 2.0%

ORDERING INFORMATION

Device	Package	Shipping†
MBRD1035CTLG	DPAK (Pb−Free)	75 Units / Rail
SBRD81035CTLG*		75 Units / Rail
SBRD81035CTLG−VF01*		75 Units / Rail
MBRD1035CTLT4G		2,500 Units / Tape & Reel
NRVBD1035VCTLT4G*		2,500 Units / Tape & Reel
SBRD81035CTLT4G*		2,500 Units / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*SBRD8 and NRVBD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q101 Qualified and PPAP Capable.

TYPICAL CHARACTERISTICS



Figure 1. Typical Forward Voltage Per Leg



Figure 2. Maximum Forward Voltage Per Leg



Figure 3. Typical Reverse Current Per Leg



Figure 4. Maximum Reverse Current Per Leg



Figure 5. Current Derating Per Leg



Figure 6. Forward Power Dissipation Per Leg



Figure 7. Capacitance Per Leg



Figure 8. Typical Operating Temperature Derating Per Leg *

***** Reverse power dissipation and the possibility of thermal runaway must be considered when operating this device under any reverse voltage conditions. Calculations of T_J therefore must include forward and reverse power effects. The allowable operating T_J may be calculated from the equation: $T_J = T_{Jmax} - r(t)(Pf + Pr)$ where

r(t) = thermal impedance under given conditions,
Pf = forward power dissipation, and
Pr = reverse power dissipation

This graph displays the derated allowable T_J due to reverse bias under DC conditions only and is calculated as $T_J = T_{Jmax} - r(t)Pr$, where r(t) = Rthja. For other power applications further calculations must be performed.



Figure 9. Thermal Response Junction to Case (Per Leg)



Figure 10. Thermal Response Junction to Ambient (Per Leg)



SCALE 1:1

DPAK (SINGLE GAUGE)
CASE 369C
ISSUE F

DATE 21 JUL 2015



TOP VIEW



SIDE VIEW



BOTTOM VIEW



DETAIL A
ROTATED 90° CW



BOTTOM VIEW
ALTERNATE CONSTRUCTIONS

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: INCHES.
3. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3 and Z.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
7. OPTIONAL MOLD FEATURE.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
A	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.028	0.045	0.72	1.14
b3	0.180	0.215	4.57	5.46
c	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
e	0.090 BSC		2.29 BSC	
H	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.114 REF		2.90 REF	
L2	0.020 BSC		0.51 BSC	
L3	0.035	0.050	0.89	1.27
L4	---	0.040	---	1.01
Z	0.155	---	3.93	---

STYLE 1:
PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

STYLE 2:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

STYLE 3:
PIN 1. ANODE
2. CATHODE
3. ANODE
4. CATHODE

STYLE 4:
PIN 1. CATHODE
2. ANODE
3. GATE
4. ANODE

STYLE 5:
PIN 1. GATE
2. ANODE
3. CATHODE
4. ANODE

STYLE 6:
PIN 1. MT1
2. MT2
3. GATE
4. MT2

STYLE 7:
PIN 1. GATE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

STYLE 8:
PIN 1. N/C
2. CATHODE
3. ANODE
4. CATHODE

STYLE 9:
PIN 1. ANODE
2. CATHODE
3. RESISTOR ADJUST
4. CATHODE

STYLE 10:
PIN 1. CATHODE
2. ANODE
3. CATHODE
4. ANODE

GENERIC MARKING DIAGRAM*



IC **Discrete**

XXXXXX = Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
WW = Work Week
G = Pb−Free Package

*This information is generic. Please refer to device data sheet for actual part marking.

SOLDERING FOOTPRINT*



SCALE 3:1 $\left(\frac{\text{mm}}{\text{inches}}\right)$

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ISSUE	REVISION	DATE
O	RELEASED FOR PRODUCTION. REQ. BY L. GAN	24 SEP 2001
A	ADDED STYLE 8. REQ. BY S. ALLEN.	06 AUG 2008
B	ADDED STYLE 9. REQ. BY D. WARNER.	16 JAN 2009
C	ADDED STYLE 10. REQ. BY S. ALLEN.	09 JUN 2009
D	RELABELED DRAWING TO JEDEC STANDARDS. ADDED SIDE VIEW DETAIL A. CORRECTED MARKING INFORMATION. REQ. BY D. TRUHITTE.	29 JUN 2010
E	ADDED ALTERNATE CONSTRUCTION BOTTOM VIEW. MODIFIED DIMENSIONS b2 AND L1. CORRECTED MARKING DIAGRAM FOR DISCRETE. REQ. BY I. CAMBALIZA.	06 FEB 2014
F	ADDED SECOND ALTERNATE CONSTRUCTION BOTTOM VIEW. REQ. BY K. MUSTAFA.	21 JUL 2015

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT
North American Technical Support:
Voice Mail: 1 800−282−9855 Toll Free USA/Canada
Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:
Phone: 00421 33 790 2910
For additional information, please contact your local Sales Representative

◊