FDWS9510L-F085

P-Channel Logic Level POWERTRENCH® MOSFET

–40 V, –50 A, 13.5 mΩ

Features

- Typ $R_{DS(on)}$ = 11 mΩ at V_{GS} = –10 V; I_D = –50 A
- Typ $Q_{g(tot)}$ = 28 nC at V_{GS} = –10 V; I_D = –50 A
- UIS Capability
- Wettable Flanks for Automatic Optical Inspection (AOI)
- AEC−Q101 Qualified
- These Devices are Pb−Free and are RoHS Compliant

Applications

- Automotive Engine Control
- Powertrain Management
- Solenoid and Motor Drivers
- Electronic Steering
- Integrated Starter/Alternator
- Distributed Power Architectures and VRM
- Primary Switch for 12 V Systems

ON Semiconductor®

$V_{(BR)DSS}$	$R_{DS(ON)}$ MAX	I_D MAX
–40 V	13.5 mΩ @ –10 V	–50 A

D (5,6,7,8)

G (4)

S (1,2,3)

DFN8
Power 56
CASE 506DW

ORDERING INFORMATION

See detailed ordering, marking and shipping information on page 2 of this data sheet.

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter		Symbol	Value	Unit
Drain–to–Source Voltage		V_{DSS}	–40	V
Gate–to–Source Voltage		V_{GS}	±16	V
Continuous Drain Current (V_{GS} = 10 V) (Note 1)	T_C = 25°C	I_D	–50	A
Pulsed Drain Current	T_C = 25°C		See Figure 4	
Single Pulse Avalanche Energy (Note 2)		E_{AS}	32	mJ
Power Dissipation		P_D	75	W
Derate above 25°C			0.5	W/°C
Operating and Storage Temperature		T_J, T_{STG}	–55 to +175	°C
Thermal Resistance (Junction–to–Case)		$R_{\theta JC}$	2	°C/W
Maximum Thermal Resistance (Junction–to–Ambient) (Note 3)		$R_{\theta JA}$	50	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
1. Current is limited by wirebond configuration
2. Starting Tj = 25°C, L = 40 μH, I_{AS} = –40 A, V_{DD} = –40 V during inductor charging and V_{DD} = 0 V during time in avalanche
3. $R_{\theta JA}$ is the sum of the junction–to–case and case–to–ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta JA}$ is determined by the user's board design. The maximum rating presented here is based on mounting on a 1 in^2 pad of 2 oz copper.

PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package	Reel Size	Tape Width	Quantity
FDWS9510L−F085	FDWS9510L	Power 56	13″	12 mm	3000 units

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
OFF CHARACTERISTICS							
B_{VDSS}	Drain−to−Source Breakdown Voltage	I_D = −250 μA, V_{GS} = 0 V		−40	–	–	V
I_{DSS}	Drain−to−Source Leakage Current	V_{DS} = −40 V, V_{GS} = 0 V	T_J = 25°C	–	–	1	μA
			T_J = 175°C (Note 4)	–	–	1	mA
I_{GSS}	Gate−to−Source Leakage Current	V_{GS} = ±16 V		–	–	±100	nA
ON CHARACTERISTICS							
$V_{GS(th)}$	Gate−to−Source Threshold Voltage	V_{GS} = V_{DS}, I_D = −250 μA		−1	−1.8	−3	V
$R_{DS(on)}$	Drain−to−Source On−Resistance	I_D = −25 A, V_{GS} = −4.5 V		–	18	23	mΩ
		I_D = −50 A, V_{GS} = −10 V	T_J = 25°C	–	11	13.5	mΩ
			T_J = 175°C (Note 4)	–	18.8	23	
DYNAMIC CHARACTERISTICS							
C_{iss}	Input Capacitance	V_{DS} = −20 V, V_{GS} = 0 V, f = 1 MHz		–	2320	–	pF
C_{oss}	Output Capacitance			–	811	–	
C_{rss}	Reverse Transfer Capacitance			–	38	–	
R_g	Gate Resistance	V_{GS} = 0.5 V, f = 1 MHz		–	23	–	Ω
$Q_{g(tot)}$	Total Gate Charge	V_{GS} = 0 to −10 V		–	28	37	nC
$Q_{g(th)}$	Threshold Gate Charge	V_{GS} = 0 to −1 V		–	4	–	
Q_{gs}	Gate−to−Source Gate Charge	V_{DD} = −20 V, I_D = −50 A		–	7	–	
Q_{gd}	Gate−to−Drain "Miller" Charge			–	4	–	
SWITCHING CHARACTERISTICS							
t_{on}	Turn−On Time	V_{DD} = −20 V, I_D = −50 A, V_{GS} = −10 V, R_{GEN} = 6 Ω		–	–	20	ns
$t_{d(on)}$	Turn−On Delay Time			–	10	–	
t_r	Turn−On Rise Time			–	4	–	
$t_{d(off)}$	Turn−Off Delay Time			–	110	–	
t_f	Turn−Off Fall Time			–	37	–	
t_{off}	Turn−Off Time			–	–	222	
DRAIN−SOURCE DIODE CHARACTERISTICS							
V_{SD}	Source−to−Drain Diode Voltage	I_{SD} = −50 A, V_{GS} = 0 V		–	−1	−1.25	V
		I_{SD} = −25 A, V_{GS} = 0 V		–	−0.9	−1.2	
T_{rr}	Reverse Recovery Time	I_F = −50 A, dI_{SD}/dt = 100 A/μs		–	44	62	ns
Q_{rr}	Reverse Recovery Charge			–	31	47	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
4. The maximum value is specified by design at T_J = 175°C. Product is not tested to this condition in production

TYPICAL CHARACTERISTICS

Figure 1. Normalized Power Dissipation vs.
Case Temperature

Figure 2. Maximum Continuous Drain Current
vs. Case Temperature

DUTY CYCLE, $D = t_1/t_2$
Peak $T_J = P_{DM} \times Z_{\theta JC} \times R_{\theta JC} + T_C$

Figure 3. Normalized Maximum Transient Thermal Impedance

$T_C = 25°C$
For temperatures above 25°C
derate peak current as follows:

$$I = I_{25}\left[\sqrt{\dfrac{175 - T_C}{150}}\right]$$

Figure 4. Peak Current Capability

TYPICAL CHARACTERISTICS

Figure 5. Forward Bias Safe Operating Area

I_D, DRAIN CURRENT (A) vs $-V_{DS}$, DRAIN−TO−SOURCE VOLTAGE (V)

Operation in this area may be limited by package

$T_C = 25°C$
T_J = Max Rated Single Pulse

Operation in this area may be limited by $R_{DS(on)}$

100 μs, 1 ms, 10 ms, 100 ms

Figure 6. Unclamped Inductive Switching Capability

I_{AS}, AVALANCHE CURRENT (A) vs t_{AV}, TIME IN AVALANCHE (mS)

Starting $T_J = 25°C$
Starting $T_J = 150°C$

If R = 0
$t_{AV}=(L)(I_{AS})/(1.3*Rated\ BV_{DSS}- V_{DD})$
If R ≠ 0
$t_{AV}=(L/R)In[(I_{AS}*R)/(1.3*Rated\ BV_{DSS}- V_{DD})+1]$

Figure 7. Transfer Characteristics

I_D, DRAIN CURRENT (A) vs V_{GS}, GATE−TO−SOURCE VOLTAGE (V)

Pulse Duration = 250 μs
Duty Cycle = 0.5% Max

$V_{DS} = 5\ V$

$T_J = 25°C$
$T_J = 175°C$
$T_J = -55°C$

Figure 8. Forward Diode Characteristics

I_S, REVERSE DRAIN CURRENT (A) vs V_{SD}, BODY DIODE FORWARD VOLTAGE (V)

$V_{GS} = 0\ V$

$T_J = 175°C$
$T_J = 25°C$
$T_J = -55°C$

Figure 9. Saturation Characteristics

I_D, DRAIN CURRENT (A) vs V_{DS}, DRAIN−SOURCE VOLTAGE (V)

250 μs Pulse Width
$T_J = 25°C$

$V_{GS} = 10\ V$
7.0 V
5.0 V
4.5 V
4.0 V
3.5 V

Figure 10. Saturation Characteristics

I_D, DRAIN CURRENT (A) vs V_{DS}, DRAIN−SOURCE VOLTAGE (V)

250 μs Pulse Width
$T_J = 175°C$

$V_{GS} = 10\ V$
7.0 V
5.0 V
4.5 V
4.0 V
3.5 V

TYPICAL CHARACTERISTICS

Figure 11. R$_{DS(on)}$ vs. Gate Voltage

Figure 12. Normalized R$_{DS(on)}$ vs. Junction Temperature

Figure 13. Normalized Gate Threshold Voltage vs. Temperature

Figure 14. Normalized Drain−to−Source Breakdown Voltage vs. Junction Temperature

Figure 15. Capacitance vs. Drain−to−Source Voltage

Figure 16. Gate Charge vs. Gate−to−Source Voltage

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC.

DFN8 5.1x6.3, 1.27P
CASE 506DW
ISSUE O

DATE 28 FEB 2017

TOP VIEW

SIDE VIEW

DETAIL "A"

PKG CL

0.15 MAX
2X

5.90
5.70

LAND PATTERN
RECOMMENDATION

KEEP OUT
AREA

FRONT VIEW

DETAIL "B"

DETAIL "B"

DETAIL "A"

SEATING
PLANE

NOTES: UNLESS OTHERWISE SPECIFIED
A) PACKAGE STANDARD REFERENCE:
   JEDEC REGISTRATION, MO-240, ISSUE
   B, VAR AA, DATED 10/2009.
B) ALL DIMENSIONS ARE IN MILLIMETERS.
C) DIMENSIONS DO NOT INCLUDE BURRS OR
   MOLD FLASH. MOLD FLASH OR BURRS
   DOES NOT EXCEED 0.10MM.
D) DIMENSIONING AND TOLERANCING PER
   ASME Y14.5M-2009.

BOTTOM VIEW

DOCUMENT NUMBER:	98AON13746G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	DFN8 5.1x6.3, 1.27P		PAGE 1 OF 1

PUBLICATION ORDERING INFORMATION

◊